A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction

被引：29

作者：

Uyttenhove, K ^{[1
]}

Marques, A ^{[1
]}

Steyaert, M ^{[1
]}

机构：

[1] Katholieke Univ Leuven, Dept Elektrotech, Afd ESAT, MICAS, B-3001 Heverlee, Belgium

来源：

PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2000年

关键词：

D O I：

10.1109/CICC.2000.852659

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a 6-bit CMOS analog-to-digital converter (A/D) with a maximum acquisition speed of 1 GHz is presented. The problem of meta-stability has got special attention in this design, since this problem degrades the Spurious-Free Dynamic Range (SFDR) at high sampling frequencies. Measured SNDR (Signal to noise plus distortion) is over 30 dB at 500MHz clock and f(IN) = 141 kHz. The measured SFDR for input frequencies up to 250 MHz is over 30dB. The chip has been processed in a standard 0.35 mu m CMOS technology with double poly and occupies an active area of 0.8 mm(2).

引用

页码：249 / 252

页数：4

共 50 条

[41] A 6-Bit 20 GS/s Time-Interleaved Two-Step Flash ADC in 40 nm CMOS
Oh, Dong-Ryeol
ELECTRONICS, 2022, 11 (19)
[42] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
Lin, Li
Ren, Junyan
Zhu, Kai
Ye, Fan
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (01) : 71 - 76
[43] A 6-bit 2GS/s Flash ADC with Low Power Consumption
Wei, Zhengjie
Qin, Rongxing
You, Fei
2022 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT), 2022,
[44] 6-bit digital frequency discriminator for the 6-18GHz band
Kampa, J
Kus, J
MIKON-2000, VOLS 1 & 2, PROCEEDINGS, 2000, : 682 - 685
[45] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
Li Lin
Junyan Ren
Kai Zhu
Fan Ye
Analog Integrated Circuits and Signal Processing, 2009, 58 : 71 - 76
[46] A 2-GS/s 6-bit self-calibrated flash ADC
Zhang Youtao
Li Xiaopeng
Zhang Min
Liu Ao
Chen Chen
JOURNAL OF SEMICONDUCTORS, 2010, 31 (09)
[47] Unique analog architecture creates fast 6-bit flash ADC with wide bandwidth
Electronic Design, 1996, 44 (23):
[48] A 6-Bit 50-MS/s Threshold Configuring SAR ADC in 90-nm Digital CMOS
Nuzzo, Pierluigi
Nani, Claudio
Armiento, Costantino
Sangiovanni-Vincentelli, Alberto
Craninckx, Jan
Van der Plas, Geert
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (01) : 80 - 92
[49] 6-Bit low power low area frequency modulation based flash ADC
Diduck, Q
Margala, M
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 137 - 140
[50] A 6-bit 50-MS/s Threshold Configuring SAR ADC in 90-nm Digital CMOS
Nuzzo, Pierluigi
Nani, Claudio
Armiento, Costantino
Sangiovanni-Vincentelli, Alberto
Craninckx, Jan
Van der Plas, Geert
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 238 - +

← 1 2 3 4 5 →