A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction

被引：29

作者：

Uyttenhove, K ^{[1
]}

Marques, A ^{[1
]}

Steyaert, M ^{[1
]}

机构：

[1] Katholieke Univ Leuven, Dept Elektrotech, Afd ESAT, MICAS, B-3001 Heverlee, Belgium

来源：

PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2000年

关键词：

D O I：

10.1109/CICC.2000.852659

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a 6-bit CMOS analog-to-digital converter (A/D) with a maximum acquisition speed of 1 GHz is presented. The problem of meta-stability has got special attention in this design, since this problem degrades the Spurious-Free Dynamic Range (SFDR) at high sampling frequencies. Measured SNDR (Signal to noise plus distortion) is over 30 dB at 500MHz clock and f(IN) = 141 kHz. The measured SFDR for input frequencies up to 250 MHz is over 30dB. The chip has been processed in a standard 0.35 mu m CMOS technology with double poly and occupies an active area of 0.8 mm(2).

引用

页码：249 / 252

页数：4

共 50 条

[21] Analysis of Analog Comparators Using a 6-Bit Flash ADC Architecture
Begum, Farhana
Sarma, Smita
Mishra, Sandeep
Dandapat, Anup
INTERNATIONAL CONFERENCE ON INTELLIGENT DATA COMMUNICATION TECHNOLOGIES AND INTERNET OF THINGS, ICICI 2018, 2019, 26 : 23 - 30
[22] A 6-bit 1GS/s Low-Power Flash ADC
Lien, Yu-Chang
Lin, Ying-Zu
Chang, Soon-Jyh
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 211 - 214
[23] A 6-bit 2 GS/s ADC in 65 nm CMOS
WANG HaoNan
WANG Tao
YAO YuFeng
WANG Hui
CHENG YuHua
ScienceChina(InformationSciences), 2014, 57 (06) : 294 - 298
[24] Low-power 6-bit flash ADC for high-speed data converters architectures
Ferragina, Vincenzo
Ghittori, Nicola
Maloberti, Franco
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3930 - +
[25] A 6-bit 2 GS/s ADC in 65 nm CMOS
Wang HaoNan
Wang Tao
Yao YuFeng
Wang Hui
Cheng YuHua
SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (06) : 1 - 5
[26] A 6-bit 2 GS/s ADC in 65 nm CMOS
HaoNan Wang
Tao Wang
YuFeng Yao
Hui Wang
YuHua Cheng
Science China Information Sciences, 2014, 57 : 1 - 5
[27] A 6-Bit 1GS/s Asynchronous Binary Search ADC with 2 bit flash quantizers
Mesgarani, Ali
Ay, Suat U.
2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 1008 - 1011
[28] A 65mW 1.2Gsamples/s 6-bit flash ADC in 0.13μm CMOS
Wang, Ke
Skafidas, Efstratios
Evans, Rob
WSEAS Transactions on Circuits and Systems, 2006, 5 (09): : 1409 - 1415
[29] A 6-BIT JOSEPHSON FLASH A/D CONVERTER WITH GHz INPUT BANDWIDTH
Bradley, Paul
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1993, 3 (01) : 2550 - 2557
[30] A 6-GS/s, 6-bit, At-speed Testable ADC and DAC Pair in 0.13μm CMOS
Ho, Chen-Kang
Hong, Hao-Chiao
2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 207 - 210

← 1 2 3 4 5 →