A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction

被引：29
|
作者：
Uyttenhove, K [1 ]
Marques, A [1 ]
Steyaert, M [1 ]
机构：
[1] Katholieke Univ Leuven, Dept Elektrotech, Afd ESAT, MICAS, B-3001 Heverlee, Belgium
来源：
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2000年
关键词：
D O I：
10.1109/CICC.2000.852659
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a 6-bit CMOS analog-to-digital converter (A/D) with a maximum acquisition speed of 1 GHz is presented. The problem of meta-stability has got special attention in this design, since this problem degrades the Spurious-Free Dynamic Range (SFDR) at high sampling frequencies. Measured SNDR (Signal to noise plus distortion) is over 30 dB at 500MHz clock and f(IN) = 141 kHz. The measured SFDR for input frequencies up to 250 MHz is over 30dB. The chip has been processed in a standard 0.35 mu m CMOS technology with double poly and occupies an active area of 0.8 mm(2).
引用
收藏
页码：249 / 252
页数：4
相关论文
共 50 条
  • [1] A 'digital' 6-bit ADC in 0.25μm CMOS
    Donovan, C
    Flynn, MP
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 145 - 148
  • [2] A CMOS 6-bit, I GHz ADC for IF sampling applications
    Uyttenhove, K
    Steyaert, M
    2001 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2001, : 2131 - 2134
  • [3] A "digital" 6-bit ADC in 0.25-μm CMOS
    Donovan, C
    Flynn, MP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) : 432 - 437
  • [4] A 1-GS/s 6-bit Flash ADC in 90 nm CMOS
    Shaker, Mohamed O.
    Gosh, Soumik
    Bayoumi, Magdy A.
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 144 - 147
  • [5] A 1-GHZ 6-BIT ADC SYSTEM
    POULTON, K
    CORCORAN, JJ
    HORNAK, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 962 - 970
  • [6] A power efficient decoder for 2GHz, 6-bit CMOS Flash-ADC architecture
    Ali, SM
    Raut, R
    Sawan, M
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 123 - 126
  • [7] A 1.8-v 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS
    Uyttenhove, K
    Steyaert, MSJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (07) : 1115 - 1122
  • [8] A 1-GS/s CMOS 6-bit flash ADC with an offset calibrating method
    Chang, Chih-Hsiang
    Hsiao, Chih-Yi
    Yang, Ching-Yuan
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 232 - 235
  • [9] An Effective 6-bit Flash ADC using Low Power CMOS Technology
    Reddy, M. Subba
    Rahaman, S. Tipu
    2013 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING TECHNOLOGIES (ICACT), 2013,
  • [10] Design and Analysis of High Speed and Low Power 6-bit Flash ADC
    Kalyani, Nayana
    Monica, M.
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 742 - 747
12345