A 1-GS/s 6-bit Flash ADC in 90 nm CMOS

被引：4
|
作者：
Shaker, Mohamed O. [1 ]
Gosh, Soumik [1 ]
Bayoumi, Magdy A. [1 ]
机构：
[1] Univ Louisiana Lafayette, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
来源：
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2009年
关键词：
A/D CONVERTER; DIGITAL CMOS;
D O I：
10.1109/MWSCAS.2009.5236133
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1 GHz, is implemented in a 1.2 V analog supply voltage. HSpice simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes about 72 mW in a commercial 90 nm CMOS process. The new design offers lower number of comparators and lower power consumption compared with the traditional flash ADC.
引用
收藏
页码：144 / 147
页数：4
相关论文
共 50 条
  • [1] A 1-GS/s CMOS 6-bit flash ADC with an offset calibrating method
    Chang, Chih-Hsiang
    Hsiao, Chih-Yi
    Yang, Ching-Yuan
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 232 - 235
  • [2] A 1-GS/s 6-bit 6.7-mW ADC in 65-nm CMOS
    Yang, Jing
    Naing, Thura Lin
    Brodersen, Bob
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 287 - 290
  • [3] Design of a CMOS Track-and-Hold Amplifier for a 6-bit 1-GS/s Interpolating Flash ADC
    Geoghegan, Kevin B.
    Heedley, Perry L.
    Matthews, Thomas W.
    Michael, Sherif
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [4] A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS
    Tai, Hung-Yen
    Tsai, Cheng-Hsueh
    Tsai, Pao-Yang
    Chen, Hung-Wei
    Chen, Hsin-Shu
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (05) : 339 - 343
  • [5] A 1-V 1-GS/s 6-bit Low-Power Flash ADC in 90-nm CMOS with 15.75 mW Power Consumption
    Lad, Kirankumar
    Bhat, M. S.
    2013 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS, 2013,
  • [6] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
    Li Lin
    Junyan Ren
    Kai Zhu
    Fan Ye
    Analog Integrated Circuits and Signal Processing, 2009, 58 : 71 - 76
  • [7] A 1-GS/s 6-bit folding and interpolating ADC in 0.13-μm CMOS
    Lin, Li
    Ren, Junyan
    Zhu, Kai
    Ye, Fan
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 58 (01) : 71 - 76
  • [8] A 6-bit, 1-GS/s, 9.9-mW, Interpolated Subranging ADC in 65-nm CMOS
    Danjo, Takumi
    Yoshioka, Masato
    Isogai, Masayuki
    Hoshino, Masanori
    Tsukamoto, Sanroku
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (03) : 673 - 682
  • [9] A 6-bit 2 GS/s ADC in 65 nm CMOS
    WANG HaoNan
    WANG Tao
    YAO YuFeng
    WANG Hui
    CHENG YuHua
    ScienceChina(InformationSciences), 2014, 57 (06) : 294 - 298
  • [10] A 6-bit 2 GS/s ADC in 65 nm CMOS
    Wang HaoNan
    Wang Tao
    Yao YuFeng
    Wang Hui
    Cheng YuHua
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (06) : 1 - 5
12345