A 1-GS/s 6-bit Flash ADC in 90 nm CMOS

被引：4
|
作者：
Shaker, Mohamed O. [1 ]
Gosh, Soumik [1 ]
Bayoumi, Magdy A. [1 ]
机构：
[1] Univ Louisiana Lafayette, Ctr Adv Comp Studies, Lafayette, LA 70504 USA
来源：
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2 | 2009年
关键词：
A/D CONVERTER; DIGITAL CMOS;
D O I：
10.1109/MWSCAS.2009.5236133
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1 GHz, is implemented in a 1.2 V analog supply voltage. HSpice simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes about 72 mW in a commercial 90 nm CMOS process. The new design offers lower number of comparators and lower power consumption compared with the traditional flash ADC.
引用
收藏
页码：144 / 147
页数：4
相关论文
共 50 条
  • [31] A 6-Bit 130-MS/s Low-Power Tracking ADC in 90 nm CMOS
    Shaker, Mohamed O.
    Bayoumi, Magdy A.
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 304 - 307
  • [32] A 4x Time-Domain Interpolation 6-bit 3.4 GS/s 12.6 mW Flash ADC in 65 nm CMOS
    Liu, Jianwei
    Chan, Chi-Hang
    Sin, Sai-Weng
    Sen-Pan U
    Martins, Rui Paulo
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (04) : 395 - 404
  • [33] A 1.8-GS/s 6-Bit Two-Step SAR ADC in 65-nm CMOS
    Meng, Xiangyu
    Kong, Weihao
    Yang, Haifeng
    Li, Yecong
    Li, Xuan
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [34] A 3.5 GS/s 5-b flash ADC in 90 nm CMOS
    Park, Sunghyun
    Palaskas, Yorgos
    Ravi, Ashoke
    Bishop, Ralph E.
    Flynn, Michael P.
    PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 489 - 492
  • [35] A 6-Bit 800MS/s Flash ADC in 0.35μm CMOS
    Ghasemzadeh, Mehdi
    Soltani, Arefeh
    Akbari, Amin
    Hadidi, Khayrollah
    2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 234 - 238
  • [36] A 10-bit 1-GS/s CMOS ADC with FOM=70 fJ/Conversion
    Hashemi, Sedigheh
    Razavi, Behzad
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [37] A 12-Bit 1-GS/s Pipelined ADC with a Novel Timing Strategy in 40-nm CMOS Process
    Xu, Fangyuan
    Guo, Xuan
    Li, Zeyu
    Jia, Hanbo
    Wu, Danyu
    Wu, Jin
    ELECTRONICS, 2023, 12 (04)
  • [38] A 5-bit 1-GS/s flash-ADC in 0.13-μm CMOS using active interpolation
    Viitala, Olli
    Lindfors, Saska
    Halonen, Kari
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 412 - +
  • [39] A 6-Bit 50-MS/s Threshold Configuring SAR ADC in 90-nm Digital CMOS
    Nuzzo, Pierluigi
    Nani, Claudio
    Armiento, Costantino
    Sangiovanni-Vincentelli, Alberto
    Craninckx, Jan
    Van der Plas, Geert
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (01) : 80 - 92
  • [40] A 6-bit 50-MS/s Threshold Configuring SAR ADC in 90-nm Digital CMOS
    Nuzzo, Pierluigi
    Nani, Claudio
    Armiento, Costantino
    Sangiovanni-Vincentelli, Alberto
    Craninckx, Jan
    Van der Plas, Geert
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 238 - +
12345