A CMOS 6-bit, I GHz ADC for IF sampling applications

被引:0
|
作者
Uyttenhove, K [1 ]
Steyaert, M [1 ]
机构
[1] Katholieke Univ Leuven, ESAT MICAS, B-3001 Heverlee, Belgium
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design plan and measurement results of a very high speed 6-bit CMOS Flash Analog-to-digital converter (ADC) are presented. The very high acquisition speed is obtained by improved comparator design and optimized pre-amplifier design. At these high frequencies power-efficient error correction logic is necessary. Measurements show the high conversion speed of the ADC. Maximum acquisition speed is above 1 GHz.
引用
收藏
页码:2131 / 2134
页数:4
相关论文
共 50 条
  • [1] A 6-bit, 1.2 GHz interleaved SAR ADC in 90nm CMOS
    Dondi, Silvia
    Vecchi, Davide
    Boni, Andrea
    Bigi, Marco
    PRIME 2006: 2ND CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONIC AND ELECTRONICS, PROCEEDINGS, 2006, : 301 - +
  • [2] A 1-GHZ 6-BIT ADC SYSTEM
    POULTON, K
    CORCORAN, JJ
    HORNAK, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (06) : 962 - 970
  • [3] A 'digital' 6-bit ADC in 0.25μm CMOS
    Donovan, C
    Flynn, MP
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 145 - 148
  • [4] A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction
    Uyttenhove, K
    Marques, A
    Steyaert, M
    PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 249 - 252
  • [5] A "digital" 6-bit ADC in 0.25-μm CMOS
    Donovan, C
    Flynn, MP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (03) : 432 - 437
  • [6] A power efficient decoder for 2GHz, 6-bit CMOS Flash-ADC architecture
    Ali, SM
    Raut, R
    Sawan, M
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 123 - 126
  • [7] A 1-GHz signal bandwidth 6-bit CMOS ADC with power-efficient averaging
    Jiang, XC
    Chang, MCF
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (02) : 532 - 535
  • [8] FAST 6-BIT ADC
    CENTRO, S
    NUCLEAR INSTRUMENTS & METHODS, 1974, 119 (03): : 595 - 598
  • [9] A 6-bit 2 GS/s ADC in 65 nm CMOS
    WANG HaoNan
    WANG Tao
    YAO YuFeng
    WANG Hui
    CHENG YuHua
    ScienceChina(InformationSciences), 2014, 57 (06) : 294 - 298
  • [10] A 6-bit 2 GS/s ADC in 65 nm CMOS
    Wang HaoNan
    Wang Tao
    Yao YuFeng
    Wang Hui
    Cheng YuHua
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (06) : 1 - 5