Low power multiplier with bypassing and tree strucuture

被引：0
|
作者：
Kuo, Ko-Chi [1 ]
Chou, Chi-Wen [1 ]
机构：
[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan
来源：
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年
关键词：
multiplier; bypassing method; tree structure; low power;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a new design technique for low power multiplier is introduced. This technique utilizes the bypassing method to minimize the switching activities and tree structure decrease the critical path. The design of circuit uses the standard TSMC 0.18 mu m technology. According to the simulation results, the proposed multiplier design can obtain more power savings than those of counterparts and achieve smaller power-delay product.
引用
收藏
页码：602 / +
页数：2
相关论文
共 50 条
  • [1] Low power parallel multiplier with column bypassing
    Wen, MC
    Wang, SJ
    Lin, YN
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1638 - 1641
  • [2] Low-power parallel multiplier with column bypassing
    Wen, MC
    Wang, SJ
    Lin, YN
    ELECTRONICS LETTERS, 2005, 41 (10) : 581 - 583
  • [3] Low-Power Multiplier Design with Row and Column Bypassing
    Yan, Jin-Tai
    Chen, Zhi-Wei
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2009, : 227 - 230
  • [4] Low-Power Multiplier Design Using a Bypassing Technique
    Wang, Chua-Chin
    Sung, Gang-Neng
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (03): : 331 - 338
  • [5] Low-Power Multiplier Design Using a Bypassing Technique
    Chua-Chin Wang
    Gang-Neng Sung
    Journal of Signal Processing Systems, 2009, 57 : 331 - 338
  • [6] A low-power multiplier with bypassing logic and operand decomposition
    Kuo, Ko-Chi
    Chou, Chi-Wen
    IMECS 2006: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, 2006, : 217 - +
  • [7] Low power multiplier designs based on improved column bypassing schemes
    Hwang, Ying-Tsung
    Lin, Jin-Fa
    Sheu, Ming-Hwa
    Sheu, Chia-Jen
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 594 - +
  • [8] Design of low power fixed-width multiplier with row bypassing
    Balamurugan, S.
    Ghosh, Sneha
    Atul
    Balakumaran, S.
    Marimuthu, R.
    Mallick, P. S.
    IEICE ELECTRONICS EXPRESS, 2012, 9 (20): : 1568 - 1575
  • [9] Low-Cost Low-Power Bypassing-Based Multiplier Design
    Yan, Jin-Tai
    Chen, Zhi-Wei
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2338 - 2341
  • [10] Low Power Reconfigurable Hilbert Transformer Design with Row Bypassing Multiplier on FPGA
    aggarwal, Meenakshi
    Barsainya, Richa
    Rawat, Tarun Kumar
    2016 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2016, : 581 - 585
12345