Low power multiplier with bypassing and tree strucuture

被引：0

作者：

Kuo, Ko-Chi ^{[1
]}

Chou, Chi-Wen ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

关键词：

multiplier; bypassing method; tree structure; low power;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a new design technique for low power multiplier is introduced. This technique utilizes the bypassing method to minimize the switching activities and tree structure decrease the critical path. The design of circuit uses the standard TSMC 0.18 mu m technology. According to the simulation results, the proposed multiplier design can obtain more power savings than those of counterparts and achieve smaller power-delay product.

引用

页码：602 / +

页数：2

共 50 条

[21] Design of Low-Power Wallace Tree Multiplier Architecture Using Modular Approach
Solanki, Vaibhavi
Darji, A. D.
Singapuri, Harikrishna
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (09) : 4407 - 4427
[22] Design of Low-Power Wallace Tree Multiplier Architecture Using Modular Approach
Vaibhavi Solanki
A. D. Darji
Harikrishna Singapuri
Circuits, Systems, and Signal Processing, 2021, 40 : 4407 - 4427
[23] A Signed Array Multiplier with Bypassing Logic
Wang, Chua-Chin
Hsu, Chia-Hao
Sung, Gang-Neng
Lu, Yu-Cheng
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 66 (02): : 87 - 92
[24] Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor
Yang, Tongxin
Ukezono, Tomoaki
Sato, Toshinori
2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 89 - 96
[25] A Signed Array Multiplier with Bypassing Logic
Chua-Chin Wang
Chia-Hao Hsu
Gang-Neng Sung
Yu-Cheng Lu
Journal of Signal Processing Systems, 2012, 66 : 87 - 92
[26] A fast and low power multiplier architecture
AbuShama, E
Maaz, MB
Bayoumi, MA
PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 53 - 56
[27] The design of a low power asynchronous multiplier
Liu, YJ
Furber, S
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 301 - 306
[28] Design of Low Power Parallel Multiplier
Badghare, Rahul M.
Mangal, Sanjiv Kumar
Deshmukh, Raghavendra B.
Patrikar, Rajendra M.
JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (01) : 31 - 39
[29] A Power-Aware Signed 2-Dimensional Bypassing Multiplier for Video/Image Processing
Sung, Gang-Neng
Lu, Yu-Cheng
Wang, Chua-Chin
2010 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS ICCE, 2010,
[30] Low Power and Low Area CMOS Capacitance Multiplier
Bonteanu, Gabriel
Cracan, Arcadie
CAS 2018 PROCEEDINGS: 2018 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 2018, : 161 - 164

← 1 2 3 4 5 →