Low power multiplier with bypassing and tree strucuture

被引：0

作者：

Kuo, Ko-Chi ^{[1
]}

Chou, Chi-Wen ^{[1
]}

机构：

[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan

来源：

2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS | 2006年

关键词：

multiplier; bypassing method; tree structure; low power;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a new design technique for low power multiplier is introduced. This technique utilizes the bypassing method to minimize the switching activities and tree structure decrease the critical path. The design of circuit uses the standard TSMC 0.18 mu m technology. According to the simulation results, the proposed multiplier design can obtain more power savings than those of counterparts and achieve smaller power-delay product.

引用

页码：602 / +

页数：2

共 50 条

[31] Low Power ASIC Implementation of Signed and Unsigned Wallace-Tree with Vedic Multiplier Using Compressors
Prajwal, N.
Amaresha, S. K.
Yellampalli, Siva S.
PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES FOR SMART NATION (SMARTTECHCON), 2017, : 750 - 753
[32] Low Power Modulo 2n+1 Multiplier Using Data Aware Adder Tree
Sakthivel, R.
Vanitha, M.
Sanapala, Kishore
Thirumalesh, K.
PROCEEDINGS OF THE 4TH INTERNATIONAL CONFERENCE ON ECO-FRIENDLY COMPUTING AND COMMUNICATION SYSTEMS, 2015, 70 : 355 - 361
[33] Design of Low Power Multiplier Using CNTFET
Somineni, Rajendra Prasad
Jaweed, Shaik Mohammed
2017 7TH IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2017, : 556 - 559
[34] A ROM based Low-Power Multiplier
Paul, Bipul C.
Fujita, Shinobu
Kajima, Masaki
2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 69 - +
[35] Exploring multiplier architecture and layout for low power
Meier, PCH
Rutenbar, RA
Carley, LR
PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 513 - 516
[36] FPGA implementation of low power parallel multiplier
Mangal, Sanjiv Kumar
Badghare, Rahul M.
Deshmukh, Raghavendra B.
Patrikar, R. M.
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 115 - +
[37] A hardware reduced multiplier for low power design
Lee, KH
Rim, CS
PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 331 - 334
[38] A low-power CMOS analog multiplier
Chen, CH
Li, Z
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (02) : 100 - 104
[39] A low-power clock frequency multiplier
Faisal, Ibrahim
Bayoumi, Magdy
Zhao, Peiyi
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1495 - 1498
[40] Low power multipliers using enhenced row bypassing schemes
Hwang, Yin-Tsung
Lin, Jin-Fa
Sheu, Ming-Hwa
Sheu, Chia-Jen
2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 136 - +

← 1 2 3 4 5 →