FPGA implementation of low power parallel multiplier

被引：3
|
作者：
Mangal, Sanjiv Kumar [1 ]
Badghare, Rahul M. [1 ]
Deshmukh, Raghavendra B. [1 ]
Patrikar, R. M. [1 ]
机构：
[1] VNIT, Dept Elect & Comp Sci, Nagpur, Maharashtra, India
来源：
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA | 2007年
关键词：
Low Power; multiplier; Reduced Switching; Column By passing;
D O I：
10.1109/VLSID.2007.85
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In the fast growing communication field, requirements of low power designs are increasing to reduce the power losses and decrease the thermal losses in the same ratio. Multiplier is an arithmetic circuit that is extensively used in common DSP and Communication applications. This paper presents low power multiplier design methodology that inserts more number of zeros in the multiplicand thereby reducing the number of switching activities as well as power consumption. Use of look up table is an added feature to this design. Modifying the structure of adders further reduces switching activity.
引用
收藏
页码：115 / +
页数：2
相关论文
共 50 条
  • [1] Low-power Iris Recognition System Implementation on FPGA with Approximate Multiplier
    Lin, Meng-Ru
    Huang, Shi-Zhen
    Li, Fu-Shan
    Chen, Rui-Qi
    Tang, Shi-Di
    [J]. Journal of Computers (Taiwan), 2021, 32 (05) : 115 - 127
  • [2] Implementation of Low Power Reconfigurable Parametric Equalizer with Row Bypassing Multiplier on FPGA
    Agarwal, Meenakshi
    Barsainya, Richa
    Rawat, Tarun Kumar
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND AUTOMATION (ICCCA), 2016, : 1352 - 1357
  • [3] Design of Low Power Parallel Multiplier
    Badghare, Rahul M.
    Mangal, Sanjiv Kumar
    Deshmukh, Raghavendra B.
    Patrikar, Rajendra M.
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (01) : 31 - 39
  • [4] Low Power FIR Filter implementation on FPGA using Parallel Distributed Arithmetic
    Khan, Shaheen
    Jaffery, Zainul Abdin
    [J]. 2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [5] Low power parallel multiplier with column bypassing
    Wen, MC
    Wang, SJ
    Lin, YN
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1638 - 1641
  • [6] High Performance FPGA-based Implementation of a Parallel Multiplier-Accumulator
    Cieplucha, Marek
    [J]. MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, 2013, : 485 - 489
  • [7] Low FPGA area multiplier blocks for full parallel FIR filters
    Macpherson, KN
    Stewart, RW
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 247 - 254
  • [8] A Simple Power Analysis of an FPGA implementation of a polynomial multiplier for the NTRU cryptosystem
    Camacho-Ruiz, Eros
    Sanchez-Solano, Santiago
    Martinez-Rodriguez, Macarena C.
    Tena-Sanchez, Erica
    Brox, Piedad
    [J]. 2023 38TH CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS, DCIS, 2023,
  • [9] Low-power parallel multiplier with column bypassing
    Wen, MC
    Wang, SJ
    Lin, YN
    [J]. ELECTRONICS LETTERS, 2005, 41 (10) : 581 - 583
  • [10] FPGA Implementation of Efficient Vedic Multiplier
    Pichhode, Khushboo
    Patil, Mukesh D.
    Shah, Divya
    Rohit, Chaurasiya B.
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON INFORMATION PROCESSING (ICIP), 2015, : 565 - 570
12345