Defect-tolerant logic with nanoscale crossbar circuits

被引:0
|
作者
Hogg, Tad [1 ]
Snider, Greg [1 ]
机构
[1] HP Labs, Palo Alto, CA USA
关键词
molecular electronics; circuit reliability; nanotechnology; fault modeling; ARCHITECTURE;
D O I
10.1007/s10836-006-0547-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Crossbar architectures are one approach to molecular electronic circuits for memory and logic applications. However, currently feasible manufacturing technologies for molecular electronics introduce numerous defects so insisting on defect-free crossbars would give unacceptably low yields. Instead, increasing the area of the crossbar provides enough redundancy to implement circuits in spite of the defects. We identify reliability thresholds in the ability of defective crossbars to implement boolean logic. These thresholds vary among different implementations of the same logical formula, allowing molecular circuit designers to trade-off reliability, circuit area, crossbar geometry and the computational complexity of locating functional components. We illustrate these choices for binary adders. For instance, one adder implementation yields functioning circuits 90% of the time with 30% defective crossbar junctions using an area only 1.8 times larger than the minimum required for a defect-free crossbar. We also describe an algorithm for locating a combination of functional junctions that can implement an adder circuit in a defective crossbar.
引用
收藏
页码:117 / 129
页数:13
相关论文
共 50 条
  • [31] Defect-tolerant FPGA architecture exploration
    Maidee, Pongstorn
    Bazargan, Kia
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 467 - 472
  • [32] Bio-Inspired Methods for Defect-Tolerant Function-Mapping in Nano-Crossbar Arrays
    Kule, Malay
    Rahaman, Habibur
    Rahaman, Hafizur
    Bhattacharya, Bhargab B.
    IETE JOURNAL OF RESEARCH, 2024, 70 (02) : 1861 - 1870
  • [33] Design of high-yield defect-tolerant self-assembled nanoscale memories
    Venkatasubramanian, Girish
    Boykin, P. Oscar
    Figueiredo, Renato J.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURE, 2007, : 77 - 84
  • [34] DTR - A DEFECT-TOLERANT ROUTING ALGORITHM
    PITAKSANONKUL, A
    THANAWASTIEN, S
    LURSINSAP, C
    GANDHI, JA
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 795 - 798
  • [35] THEORY OF A DEFECT-TOLERANT DIELECTRIC SYSTEM
    BOGGS, SA
    IEEE TRANSACTIONS ON ELECTRICAL INSULATION, 1993, 28 (03): : 365 - 371
  • [36] Defect-tolerant nanoelectronic pattern classifiers
    Lee, Jung Hoon
    Likharev, Konstantin K.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2007, 35 (03) : 239 - 264
  • [37] EQUIVALENCE PROOFS OF SOME YIELD MODELING METHODS FOR DEFECT-TOLERANT INTEGRATED-CIRCUITS
    THIBEAULT, C
    SAVARIA, Y
    HOULE, JL
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (05) : 724 - 728
  • [38] A FAST METHOD TO EVALUATE THE OPTIMUM NUMBER OF SPARES IN DEFECT-TOLERANT INTEGRATED-CIRCUITS
    THIBEAULT, C
    SAVARIA, Y
    HOULE, JL
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (06) : 687 - 697
  • [39] A hybrid evolutionary algorithm for multiobjective variation tolerant logic mapping on nanoscale crossbar architectures
    Zhong, Fugui
    Yuan, Bo
    Li, Bin
    APPLIED SOFT COMPUTING, 2016, 38 : 955 - 966
  • [40] Experimental demonstration of a defect-tolerant nanocrossbar demultiplexer
    Li, Zhiyong
    Pickett, Matthew D.
    Stewart, Duncan
    Ohlberg, Douglas A. A.
    Li, Xuema
    Wu, Wei
    Robinett, Warren
    Williams, R. Stanley
    NANOTECHNOLOGY, 2008, 19 (16)