Bio-Inspired Methods for Defect-Tolerant Function-Mapping in Nano-Crossbar Arrays

被引:0
|
作者
Kule, Malay [1 ]
Rahaman, Habibur [2 ]
Rahaman, Hafizur [1 ]
Bhattacharya, Bhargab B. [2 ]
机构
[1] Indian Inst Engn Sci & Technol, Dept Comp Sci & Technol, Howrah 711103, India
[2] Indian Inst Technol Kharagpur, Dept Comp Sci & Engn, Kharagpur 721302, India
关键词
Nanoscale; lithography; crossbar; nanowires; genetic algorithm; particle swarm optimization; LOGIC;
D O I
10.1080/03772063.2022.2143434
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nanoscale chips inherently suffer from higher defect densities than traditional lithography-based VLSI designs. So defect tolerant designs are required at this scale. Mapping different functions in a very large nanoscale crossbar containing defective cross-points is a hard searching problem. In this work, we studied traditional sorting-based methods followed by two other proposed approaches based on Genetic Algorithm (GA) and Particle Swarm Optimization (PSO) to find a proper assignment of different functions in the nanoscale crossbar circuit having defective cross-points. The objective of the proposed algorithm is to map a very large number of functions within the very large size defective-crossbar if there exists any solution. The number of generations required to get a solution may vary depending on the position of defect points and on-inputs of the functions inspite of having the same defect percentage. Our proposed methods based on GA and PSO work more efficiently with the increase of number of functions, crossbar area and defect percentage in comparison with the traditional sorting-based methods. Experimental results show that our meta-heuristic-based approaches outperform the earlier sorting-based approaches in terms of mapping success percentage.
引用
收藏
页码:1861 / 1870
页数:10
相关论文
共 15 条
  • [1] Defect Tolerant Approaches for Function Mapping in Nano-Crossbar Circuits
    Rahaman, Habibur
    Kule, Malay
    2018 FOURTH IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN), 2018, : 48 - 53
  • [2] A Fast Hill Climbing Algorithm for Defect and Variation Tolerant Logic Mapping of Nano-Crossbar Arrays
    Peker, Furkan
    Altun, Mustafa
    IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, 2018, 4 (04): : 522 - 532
  • [3] Defect-Tolerant Nanocomposites through Bio-Inspired Stiffness Modulation
    Beese, Allison M.
    An, Zhi
    Sarkar, Sourangsu
    Nathamgari, S. Shiva P.
    Espinosa, Horacio D.
    Nguyen, SonBinh T.
    ADVANCED FUNCTIONAL MATERIALS, 2014, 24 (19) : 2883 - 2891
  • [4] ILP Formulations for Variation/Defect-Tolerant Logic Mapping on Crossbar Nano-Architectures
    Zamani, Masoud
    Mirzaei, Hanieh
    Tahoori, Mehdi B.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2013, 9 (03)
  • [5] Yield Analysis of Nano-Crossbar Arrays For Uniform and Clustered Defect Distributions
    Tunali, Onur
    Altun, Mustafa
    2017 24TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2017, : 534 - 537
  • [6] A Fast Logic Mapping Algorithm for Multiple-Type-Defect Tolerance in Reconfigurable Nano-Crossbar Arrays
    Tunali, Onur
    Altun, Mustafa
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2019, 7 (04) : 518 - 529
  • [7] Application-independent defect-tolerant crossbar nano-architectures
    Tahoori, Mehdi B.
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 898 - 902
  • [8] Runtime Analysis for Defect-tolerant Logic Mapping on Nanoscale Crossbar Architectures
    Su, Yehua
    Rao, Wenjing
    2009 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2009, : 75 - 78
  • [9] Defect-tolerant Logic Mapping on Nanoscale Crossbar Architectures and Yield Analysis
    Su, Yehua
    Rao, Wenjing
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 322 - 330
  • [10] Defect Tolerance in Diode, FET, and Four-Terminal Switch Based Nano-Crossbar Arrays
    Tunali, Onur
    Altun, Mustafa
    PROCEEDINGS OF THE 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH 15), 2015, : 82 - 87