Defect-tolerant logic with nanoscale crossbar circuits

被引:0
|
作者
Hogg, Tad [1 ]
Snider, Greg [1 ]
机构
[1] HP Labs, Palo Alto, CA USA
关键词
molecular electronics; circuit reliability; nanotechnology; fault modeling; ARCHITECTURE;
D O I
10.1007/s10836-006-0547-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Crossbar architectures are one approach to molecular electronic circuits for memory and logic applications. However, currently feasible manufacturing technologies for molecular electronics introduce numerous defects so insisting on defect-free crossbars would give unacceptably low yields. Instead, increasing the area of the crossbar provides enough redundancy to implement circuits in spite of the defects. We identify reliability thresholds in the ability of defective crossbars to implement boolean logic. These thresholds vary among different implementations of the same logical formula, allowing molecular circuit designers to trade-off reliability, circuit area, crossbar geometry and the computational complexity of locating functional components. We illustrate these choices for binary adders. For instance, one adder implementation yields functioning circuits 90% of the time with 30% defective crossbar junctions using an area only 1.8 times larger than the minimum required for a defect-free crossbar. We also describe an algorithm for locating a combination of functional junctions that can implement an adder circuit in a defective crossbar.
引用
收藏
页码:117 / 129
页数:13
相关论文
共 50 条
  • [21] Defect-tolerant gate macro mapping & placement in clock-free nanowire crossbar architecture
    Bonam, Ravi
    Kim, Yong-Bin
    Choi, Minsu
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 161 - 169
  • [22] An Integrated Framework Toward Defect-Tolerant Logic Implementation onto Nanocrossbars
    Su, Yehua
    Rao, Wenjing
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (01) : 64 - 75
  • [23] Partial-Gated Memristor Crossbar for Fast and Power-Efficient Defect-Tolerant Training
    Khoa Van Pham
    Tien Van Nguyen
    Min, Kyeong-Sik
    MICROMACHINES, 2019, 10 (04)
  • [24] Defect Tolerant Approaches for Function Mapping in Nano-Crossbar Circuits
    Rahaman, Habibur
    Kule, Malay
    2018 FOURTH IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN), 2018, : 48 - 53
  • [25] Dynamic Stratifying and Its Applications in Defect-Tolerant Mapping Optimization for CMOL Circuits
    Zha X.
    Xia Y.
    Chu Z.
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2019, 31 (08): : 1457 - 1466
  • [26] Defect-tolerant molecular electronics
    Kuekes, P
    Williams, RS
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 42 - 44
  • [27] Reliability evaluation of von Neumann multiplexing based defect-tolerant majority circuits
    Bhaduri, D
    Shukla, SK
    2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 599 - 601
  • [28] A UNIFIED NEGATIVE-BINOMIAL DISTRIBUTION FOR YIELD ANALYSIS OF DEFECT-TOLERANT CIRCUITS
    KOREN, I
    KOREN, Z
    STAPPER, CH
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (06) : 724 - 734
  • [29] Defect-Tolerant Logic Implementation onto Nanocrossbars by Exploiting Mapping and Morphing Simultaneously
    Su, Yehua
    Rao, Wenjing
    2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 456 - 462