共 50 条
- [21] Defect-tolerant gate macro mapping & placement in clock-free nanowire crossbar architecture DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 161 - 169
- [24] Defect Tolerant Approaches for Function Mapping in Nano-Crossbar Circuits 2018 FOURTH IEEE INTERNATIONAL CONFERENCE ON RESEARCH IN COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (ICRCICN), 2018, : 48 - 53
- [25] Dynamic Stratifying and Its Applications in Defect-Tolerant Mapping Optimization for CMOL Circuits Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2019, 31 (08): : 1457 - 1466
- [26] Defect-tolerant molecular electronics 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 42 - 44
- [27] Reliability evaluation of von Neumann multiplexing based defect-tolerant majority circuits 2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY, 2004, : 599 - 601
- [29] Defect-Tolerant Logic Implementation onto Nanocrossbars by Exploiting Mapping and Morphing Simultaneously 2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 456 - 462
- [30] Equivalence proofs of some yield modeling methods for defect-tolerant integrated circuits Thibeault, C., 1600, IEEE, Piscataway (44):