Subthreshold Performance of Double-gate Accumulation-mode P-channel SOI MOSFET

被引：0
|
作者：
Zhang Zhengfan [1 ,2 ]
Li Zhaoji [1 ]
Tan Kaizhou [2 ]
Zhang Jiabin [2 ]
Li Kaicheng [2 ]
机构：
[1] Univ Elect Sci & Technol China, Chengdu 610054, Peoples R China
[2] NLAIC, Chongqing 400060, Peoples R China
来源：
2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, an analytical model of subthreshold swing for the double-gate accumulation-mode P-channel SOI MOSFET is described. The model is based on Possion's equation and depletion approximation, and the relation of the subthreshold swing with both the gate oxide capacitance and the Interface trap density is obtained. The model is verified by experiment and by numerical simulation. Also an approach to extracting the Interface trap density with subthreshold swing is proposed..
引用
收藏
页码：647 / +
页数：2
相关论文
共 50 条
  • [31] An analytical (classical) subthreshold behavior model for symmetrical fully-depleted SOI double-gate MOSFET's
    Chiang, TK
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2004, 27 (02) : 223 - 230
  • [32] A high performance double-gate SOI MOSFET using lateral solid phase epitaxy
    Liu, HT
    Xiong, ZB
    Sin, JKO
    Xuan, PQ
    Bokor, J
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 28 - 29
  • [33] Design of Si and SiGe p-channel SOI MOSFET
    Persun, M
    Pejcinovic, B
    Zhou, S
    SOLID-STATE ELECTRONICS, 1997, 41 (05) : 761 - 769
  • [34] LATCH AND HOT-ELECTRON GATE CURRENT IN ACCUMULATION-MODE SOI P-MOSFETS
    FLANDRE, D
    CRISTOLOVEANU, S
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (05) : 157 - 159
  • [35] On the performance of Double-Gate MOSFET circuit applications
    Hassoune, Ilham
    O'Connor, Ian
    Navarro, David
    2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 89 - 92
  • [36] Novel SOI double-gate MOSFET with a P-type buried layer附视频
    姚国亮
    罗小蓉
    王琦
    蒋永恒
    王沛
    周坤
    吴丽娟
    张波
    李肇基
    半导体学报, 2012, (05) : 57 - 60
  • [37] A novel circular double-gate SOI MOSFET with raised source/drain
    Kallepelli, Sagar
    Maheshwaram, Satish
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (06)
  • [38] High Voltage SOI P-channel Field MOSFET Structures
    Lu, David Hongfei
    Mizushima, Tomonori
    Sumida, Hitoshi
    Saito, Masaru
    Nakazawa, Haruo
    2009 21ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2009, : 17 - 20
  • [39] High Field Induced Stress Suppression of GIDL Effects in Accumulation-Mode P-Channel TFTs
    McCabe, A. M.
    Manley, R. G.
    Couillard, J. G.
    Williams, C. A. Kosik
    Hirschman, K. D.
    THIN FILM TRANSISTORS 10 (TFT 10), 2010, 33 (05): : 95 - 103
  • [40] Demonstration and analysis of accumulation-mode double-gate metal-oxide-semiconductor field-effect transistor
    Masahara, Meishoku
    Endo, Kazuhiko
    Liu, Yongxun
    Matsukawa, Takashi
    O'uchi, Shinichi
    Ishii, Kenichi
    Sugimata, Etsuro
    Suzuki, Eiichi
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3079 - 3083
12345