Subthreshold Performance of Double-gate Accumulation-mode P-channel SOI MOSFET

被引:0
|
作者
Zhang Zhengfan [1 ,2 ]
Li Zhaoji [1 ]
Tan Kaizhou [2 ]
Zhang Jiabin [2 ]
Li Kaicheng [2 ]
机构
[1] Univ Elect Sci & Technol China, Chengdu 610054, Peoples R China
[2] NLAIC, Chongqing 400060, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an analytical model of subthreshold swing for the double-gate accumulation-mode P-channel SOI MOSFET is described. The model is based on Possion's equation and depletion approximation, and the relation of the subthreshold swing with both the gate oxide capacitance and the Interface trap density is obtained. The model is verified by experiment and by numerical simulation. Also an approach to extracting the Interface trap density with subthreshold swing is proposed..
引用
收藏
页码:647 / +
页数:2
相关论文
共 50 条
  • [41] Parameter Space Exploration for Robust and High-Performance n-Channel and p-Channel Symmetric Double-Gate FinFETs
    Tawfik, Sherif A.
    Kursun, Volkan
    2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 246 - +
  • [42] Analytical model of subthreshold swing of a gate and channel engineered double gate MOSFET
    Mahmud, Md. Arafat
    Subrina, Samia
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2017, 30 (06)
  • [43] LOW-TEMPERATURE BEHAVIOR OF SUBMICRON ACCUMULATION MODE P-CHANNEL SOI MOSFETS
    ROTONDARO, ALP
    MAGNUSSON, U
    SIMOEN, E
    CLAEYS, C
    COLINGE, JP
    MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 857 - 860
  • [44] Dual-Material Double-Gate SOI n-MOSFET: Gate Misalignment Analysis
    Sharma, Rupendra Kumar
    Gupta, Ritesh
    Gupta, Mridula
    Gupta, R. S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (06) : 1284 - 1291
  • [45] Double-Gate RESURF Lateral Insulated Gate Bipolar Transistor With Built-In p-Channel MOSFET for Active Conductivity Modulation Control Throughout Drift Region
    Yang, Junjie
    Zhang, Meng
    Wu, Yanlin
    Wang, Maojun
    Wei, Jin
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (02) : 272 - 275
  • [46] Modeling of Channel Potential and Subthreshold Slope of Symmetric Double-Gate Transistor
    Ray, Biswajit
    Mahapatra, Santanu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (02) : 260 - 266
  • [47] Low-Frequency Noise Analysis of GSCG Double-Gate MOSFET in the Subthreshold Region
    Bardhan, Srikrishna
    Jena, Pradipta Kumar
    Misra, Sarita
    Das, Sanghamitra
    Pati, Sudhansu Kumar
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2025, 38 (01)
  • [48] Compact Modeling of a Generic Double-Gate MOSFET With Gate-S/D Underlap for Subthreshold Operation
    Vaddi, Ramesh
    Agarwal, R. P.
    Dasgupta, S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2846 - 2849
  • [49] CHARACTERIZATION OF THRESHOLD VOLTAGE IN P-CHANNEL SI GATE MOSFET
    AGATSUMA, T
    ANZAI, N
    TOMOZAWA, A
    KUKI, Y
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1975, 122 (03) : C85 - C85
  • [50] ANALYTICAL MODELS FOR N(+)-P(+) DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    SUGII, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (11) : 1940 - 1948