Subthreshold Performance of Double-gate Accumulation-mode P-channel SOI MOSFET

被引：0
|
作者：
Zhang Zhengfan [1 ,2 ]
Li Zhaoji [1 ]
Tan Kaizhou [2 ]
Zhang Jiabin [2 ]
Li Kaicheng [2 ]
机构：
[1] Univ Elect Sci & Technol China, Chengdu 610054, Peoples R China
[2] NLAIC, Chongqing 400060, Peoples R China
来源：
2007 5TH INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, an analytical model of subthreshold swing for the double-gate accumulation-mode P-channel SOI MOSFET is described. The model is based on Possion's equation and depletion approximation, and the relation of the subthreshold swing with both the gate oxide capacitance and the Interface trap density is obtained. The model is verified by experiment and by numerical simulation. Also an approach to extracting the Interface trap density with subthreshold swing is proposed..
引用
收藏
页码：647 / +
页数：2
相关论文
共 50 条
  • [21] Low-Temperature Performance of Accumulation-Mode p-Channel Wrap-Gated FinFETs
    Zhang, Yanbo
    Du, Yandong
    Chen, Yankun
    Li, Xiaoming
    Yang, Xiang
    Han, Weihua
    Yang, Fuhua
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2013, 13 (02) : 804 - 807
  • [22] Novel SOI double-gate MOSFET with a P-type buried layer
    Yao Guoliang
    Luo Xiaorong
    Wang Qi
    Jiang Yongheng
    Wang Pei
    Zhou Kun
    Wu Lijuan
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (05)
  • [23] Drive current of accumulation-mode p-channel SOI-based wrap-gated Fin-FETs
    Zhang Yanbo
    Du Yandong
    Xiong Ying
    Yang Xiang
    Han Weihua
    Yang Fuhua
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (09)
  • [24] Drive current of accumulation-mode p-channel SOI-based wrap-gated Fin-FETs
    张严波
    杜彦东
    熊莹
    杨香
    韩伟华
    杨富华
    半导体学报, 2011, (09) : 29 - 33
  • [25] Analytical threshold voltage model for short channel double-gate SOI MOSFET's
    Suzuki, K
    Tosaka, Y
    Sugii, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (07) : 1166 - 1168
  • [26] EVIDENCE OF DIFFERENT CONDUCTION MECHANISMS IN ACCUMULATION-MODE P-CHANNEL SOI MOSFETS AT ROOM AND LIQUID-HELIUM TEMPERATURES
    ROTONDARO, ALP
    MAGNUSSON, UK
    CLAEYS, C
    FLANDRE, D
    TERAO, A
    COLINGE, JP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (04) : 727 - 732
  • [27] PROBLEMS IN DESIGNING THIN-FILM ACCUMULATION-MODE P-CHANNEL SOI MOSFETS FOR CMOS DIGITAL CIRCUIT ENVIRONMENT
    FLANDRE, D
    ELECTRONICS LETTERS, 1991, 27 (14) : 1280 - 1282
  • [28] P-channel vertical double-gate MOSFET fabricated by utilizing ion-bombardment-retarded etching processs
    Masahara, M
    Hosokawa, S
    Matsukawa, T
    Ishii, K
    Liu, YX
    Tanoue, H
    Sakamoto, K
    Yamauchi, H
    Kanemaru, S
    Suzuki, E
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2004, 43 (4B): : 2156 - 2159
  • [29] Drain induced barrier lowering: A short channel effect in a double-gate SOI MOSFET
    Pandey, MK
    Sen, S
    Gupta, RS
    PHYSICS OF SEMICONDUCTOR DEVICES, VOLS 1 AND 2, 1998, 3316 : 1034 - 1038
  • [30] High dielectric permittivity impact on SOI Double-Gate Mosfet
    Samia, Slimani
    Bouaza, Djellouli
    MICROELECTRONIC ENGINEERING, 2013, 112 : 213 - 219
12345