Massively Multi-Topology Sizing of Analog Integrated Circuits

被引:0
|
作者
Palmers, Pieter [1 ]
McConnaghy, Trent [1 ]
Steyaert, Michiel [1 ]
Gielen, Georges [1 ]
机构
[1] Katholieke Univ Leuven, Dept Elect Engn, ESAT MICAS, B-3001 Louvain, Belgium
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper demonstrates a system that performs multi-objective sizing across 100,000 analog circuit topologies simultaneously, with SPICE accuracy. It builds on a previous system, MOJITO, which searches through 3500 topologies defined by a hierarchically-organized set of 30 analog blocks. This paper improves MOJITO's results quality via three key extensions. First, it enlarges the block library to enable symmetrical transconductance amplifiers and more. Second, it improves initial topology diversity via optimization-based constraint satisfaction. Third, it maintains topology diversity during search via a novel multi-objective selection mechanism, dubbed TAPA MOJITO+TAPAS is demonstrated on a problem wit, objectives, returning a tradeoff holding 17438 nondominated designs. The tradeoff is comprised of 152 unique topologies that include the newly-introduced topologies. 59 designs across 12 topologies designs outperform an expert-designed reference circuit.
引用
收藏
页码:706 / 711
页数:6
相关论文
共 50 条
  • [1] Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies
    McConaghy, Trent
    Palmers, Pieter
    Gielen, Georges
    Steyaert, Michiel
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 944 - +
  • [2] Initial sizing of analog integrated circuits by centering within topology-given implicit specifications
    Stehr, G
    Pronath, M
    Schenkel, F
    Graeb, H
    Antreich, K
    ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 241 - 246
  • [3] A Generic Procedural Generator for Sizing of Analog Integrated Circuits
    Schweikardt, Matthias
    Uhlmann, Yannick
    Leber, Florian
    Scheible, Juergen
    Habal, Husni
    2019 15TH CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2019, : 17 - 20
  • [4] Performance-drivenWire Sizing for Analog Integrated Circuits
    Li, Yaguang
    Lin, Yishuang
    Madhusudan, Meghna
    Sharma, Arvind
    Sapatnekar, Sachin
    Harjani, Ramesh
    Hu, Jiang
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (02)
  • [5] Symbolic sensitivity analysis in the sizing of analog integrated circuits
    Sanabria-Borbon, Adriana C.
    Tlelo-Cuautle, Esteban
    2013 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2013, : 440 - 444
  • [6] Synthesis of topology and sizing of analog electrical circuits by means of genetic programming
    Koza, JR
    Bennett, FH
    Andre, D
    Keane, MA
    COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2000, 186 (2-4) : 459 - 482
  • [7] An Automated Topology Synthesis Framework for Analog Integrated Circuits
    Zhao, Zhenxin
    Zhang, Lihong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4325 - 4337
  • [8] Network Slicing with Multi-Topology Routing
    Huin, Nicolas
    Martin, Sebastien
    Leguay, Jeremie
    Cai, Shengming
    2021 IFIP NETWORKING CONFERENCE AND WORKSHOPS (IFIP NETWORKING), 2021,
  • [9] The multi-topology converter for the solar panel
    Zak, Samuel
    Sarafin, Peter
    Sevcik, Peter
    PROCEEDINGS OF THE 2016 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2016, 8 : 1107 - 1110
  • [10] Automated topology synthesis of analog and RF integrated circuits: A survey
    Sorkhabi, Samin Ebrahim
    Zhang, Lihong
    INTEGRATION-THE VLSI JOURNAL, 2017, 56 : 128 - 138