Massively Multi-Topology Sizing of Analog Integrated Circuits

被引:0
|
作者
Palmers, Pieter [1 ]
McConnaghy, Trent [1 ]
Steyaert, Michiel [1 ]
Gielen, Georges [1 ]
机构
[1] Katholieke Univ Leuven, Dept Elect Engn, ESAT MICAS, B-3001 Louvain, Belgium
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper demonstrates a system that performs multi-objective sizing across 100,000 analog circuit topologies simultaneously, with SPICE accuracy. It builds on a previous system, MOJITO, which searches through 3500 topologies defined by a hierarchically-organized set of 30 analog blocks. This paper improves MOJITO's results quality via three key extensions. First, it enlarges the block library to enable symmetrical transconductance amplifiers and more. Second, it improves initial topology diversity via optimization-based constraint satisfaction. Third, it maintains topology diversity during search via a novel multi-objective selection mechanism, dubbed TAPA MOJITO+TAPAS is demonstrated on a problem wit, objectives, returning a tradeoff holding 17438 nondominated designs. The tradeoff is comprised of 152 unique topologies that include the newly-introduced topologies. 59 designs across 12 topologies designs outperform an expert-designed reference circuit.
引用
收藏
页码:706 / 711
页数:6
相关论文
共 50 条
  • [21] Robust Traffic Engineering Using Multi-Topology Routing
    Wang, Xiong
    Wang, Sheng
    Li, Lemin
    GLOBECOM 2009 - 2009 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-8, 2009, : 6345 - 6350
  • [22] An approach to single- or multi-topology error identification
    Zhou, SQ
    CONTROL OF POWER SYSTEMS AND POWER PLANTS 1997 (CPSPP'97), 1998, : 405 - 411
  • [23] A Generic Topology Selection Method for Analog Circuits with Embedded Circuit Sizing Demonstrated on the OTA Example
    Gerlach, Andreas
    Scheible, Juergen
    Rosahl, Thoralf
    Eitrich, Frank-Thomas
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 898 - 901
  • [24] Link Congestion Control Mechanism Based on Multi-Topology
    Liu, Yuanni
    Li, Xin
    Chen, Shanzhi
    Qin, Zhen
    2010 6TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS NETWORKING AND MOBILE COMPUTING (WICOM), 2010,
  • [25] Flow-Aware Multi-Topology Adaptive Routing
    Wojcik, Robert
    Domzal, Jerzy
    Dulinski, Zbigniew
    IEEE COMMUNICATIONS LETTERS, 2014, 18 (09) : 1539 - 1542
  • [26] Multi-Objective Variation-Aware Sizing for Analog CNFET Circuits
    Heshmatpour, Zahra
    Zhang, Lihong
    Heys, Howard M.
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 434 - 439
  • [27] Hyperbolic multi-topology and the basic principle in quantum mechanics
    Yu Xuegang
    Advances in Applied Clifford Algebras, 1999, 9 (1) : 109 - 118
  • [28] Influence of the operating regimes of MOS transistors on the sizing and optimization of CMOS analog integrated Circuits
    Lberni, Abdelaziz
    Sallem, Amin
    Marktani, Malika Alami
    Masmoudi, Nouri
    Ahaitouf, Abdelaziz
    Ahaitouf, Ali
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2022, 143
  • [29] Efficient parasitic-aware hybrid sizing methodology for analog and RF integrated circuits
    Liao, Tuotian
    Zhang, Lihong
    INTEGRATION-THE VLSI JOURNAL, 2018, 62 : 301 - 313
  • [30] Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits
    Daems, W
    Gielen, G
    Sansen, W
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (05) : 517 - 534