Massively Multi-Topology Sizing of Analog Integrated Circuits

被引:0
|
作者
Palmers, Pieter [1 ]
McConnaghy, Trent [1 ]
Steyaert, Michiel [1 ]
Gielen, Georges [1 ]
机构
[1] Katholieke Univ Leuven, Dept Elect Engn, ESAT MICAS, B-3001 Louvain, Belgium
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper demonstrates a system that performs multi-objective sizing across 100,000 analog circuit topologies simultaneously, with SPICE accuracy. It builds on a previous system, MOJITO, which searches through 3500 topologies defined by a hierarchically-organized set of 30 analog blocks. This paper improves MOJITO's results quality via three key extensions. First, it enlarges the block library to enable symmetrical transconductance amplifiers and more. Second, it improves initial topology diversity via optimization-based constraint satisfaction. Third, it maintains topology diversity during search via a novel multi-objective selection mechanism, dubbed TAPA MOJITO+TAPAS is demonstrated on a problem wit, objectives, returning a tradeoff holding 17438 nondominated designs. The tradeoff is comprised of 152 unique topologies that include the newly-introduced topologies. 59 designs across 12 topologies designs outperform an expert-designed reference circuit.
引用
收藏
页码:706 / 711
页数:6
相关论文
共 50 条
  • [41] ANALOG INTEGRATED CIRCUITS - FOREWORD
    HOWARD, WG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1971, SC 6 (06) : 339 - &
  • [42] Synthesis and Design of a Fully Integrated Multi-Topology Switched Capacitor DC-DC Converter with Gearbox Control
    Davidsen, Jeppe Gaardsted
    Yosef-Hay, Yoni
    Larsen, Dennis Oland
    Jorgensen, Ivan H. H.
    2017 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2017,
  • [43] Sizing low-voltage CMOS analog circuits
    Jespers, P. G. A.
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 752 - 755
  • [44] Ideal acoustic quantum spin Hall phase in a multi-topology platform
    Xiao-Chen Sun
    Hao Chen
    Hua-Shan Lai
    Chu-Hao Xia
    Cheng He
    Yan-Feng Chen
    Nature Communications, 14
  • [45] An efficient traffic engineering based on multi-topology routing for future Internet
    Mirzamany, Esmat
    Lasebae, Aboubaker
    Gemikonakli, Orhan
    COMPUTER NETWORKS, 2014, 70 : 170 - 178
  • [46] Sizing and Layout Integrated Optimizer for 28nm Analog Circuits Using Digital PnR Tools
    Stas, Francois
    de Streel, Guerric
    Bol, David
    2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
  • [47] Ideal acoustic quantum spin Hall phase in a multi-topology platform
    Sun, Xiao-Chen
    Chen, Hao
    Lai, Hua-Shan
    Xia, Chu-Hao
    He, Cheng
    Chen, Yan-Feng
    NATURE COMMUNICATIONS, 2023, 14 (01)
  • [48] An LDE-Aware gm/ID-Based Hybrid Sizing Method for Analog Integrated Circuits
    Liao, Tuotian
    Zhang, Lihong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (08) : 1511 - 1524
  • [49] An integrated approach to topology, sizing, and shape optimization
    M. Zhou
    N. Pagaldipti
    H.L. Thomas
    Y.K. Shyy
    Structural and Multidisciplinary Optimization, 2004, 26 : 308 - 317
  • [50] An integrated approach to topology, sizing, and shape optimization
    Zhou, M
    Pagaldipti, N
    Thomas, HL
    Shyy, YK
    STRUCTURAL AND MULTIDISCIPLINARY OPTIMIZATION, 2004, 26 (05) : 308 - 317