Performance evaluation of reconfigurable ALU based on DG-CNTFET transistors

被引:0
|
作者
Ghabri, Houda [1 ]
ben Aissa, Dalenda [1 ]
Samet, Hekmet [1 ]
Kachouri, Abdennaceur [1 ]
机构
[1] Univ Sfax, Natl Sch Engn Sfax, LETI Lab, BP 3038, Sfax, Tunisia
关键词
component; gate CNTFET; DG-CNTFET modeling; reconfigurable logic design; reconfigurable ALU; Comparison CMOS LUT; Power; delay;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Arithmetic and Logic Unit represent the core of all microprocessors. It performs arithmetic and logical operations. ALU is getting more complex and smaller to make more efficient circuits. This paper describes simple ALU but contains the essentials functions. It is a reconfigurable ALU based on double gate carbon nanotube field effect transistors (DG-CNTFETs).The proposed ALU is designed for one bit operation and can realize three functions (NAND,OR and FULL ADDER). We will demonstrate the benefit of designing a reconfigurable ALU using a compact physical model of DG-CNTFET transistor. First, an explanation of controllable polarity transistor is given. Then a dynamically reconfigurable circuit and 3-function ALU based on a (DG-CNTFET) are described, simulated and analyzed. Finally an overall performance comparison in term of average Power Consumption and delay with CMOS LUT is done. Results shows that this 3-functions ALU have PDP, power and delay better than all 1-bit CMOS full adders, 44% reduction in the consumption and 12% enhancement in delay time.
引用
收藏
页码:142 / 146
页数:5
相关论文
共 50 条
  • [1] Reconfigurable circuits design based on DG-CNTFET transistors
    Ghabri, Houda
    ben Issa, Dalenda
    Samet, Hekmet
    2016 13TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2016, : 677 - 680
  • [2] Study of Reconfigurable Properties of DG-CNTFET with Different Oxide Material in Nanoscale Regime
    Shailendra, Singh Rohitkumar
    Ramakrishnan, V. N.
    ADVANCED SCIENCE LETTERS, 2018, 24 (08) : 5964 - 5969
  • [3] An Universal Logic-Circuit with Flip Flop Circuit Based on DG-CNTFET
    Miura, Yasuyuki
    Ninomiya, Hiroshi
    Kobayashi, Manabu
    Watanabe, Shigeyoshi
    2013 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2013, : 148 - 152
  • [4] Design and Evaluation of A Novel Reconfigurable ALU Based on FPGA
    Feng, Chunyang
    Yang, Liang
    PROCEEDINGS 2013 INTERNATIONAL CONFERENCE ON MECHATRONIC SCIENCES, ELECTRIC ENGINEERING AND COMPUTER (MEC), 2013, : 2286 - 2290
  • [5] Optimization and Evaluation of the Reconfigurable Grid Alu Processor
    Shehan, Basher
    Jahr, Ralf
    Uhrig, Sascha
    Ungerer, Theo
    15TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS 2010), 2010, : 11 - 18
  • [6] Performance Evaluation of CNTFET-Based Digital Circuits: A Review
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2020, 9 (05)
  • [7] Design of CNTFET-based reconfigurable logic gate
    Liu, J.
    O'Connor, I.
    Navarro, D.
    Gaffiot, E.
    ELECTRONICS LETTERS, 2007, 43 (09) : 514 - 516
  • [8] Design of CNTFET-based 2-bit ternary ALU for nanoelectronics
    Murotiya, Sneh Lata
    Gupta, Anu
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (09) : 1244 - 1257
  • [9] Review - Performance Evaluation of CNTFET-Based Analog Circuits: A Review
    Marani R.
    Perri A.G.
    ECS Journal of Solid State Science and Technology, 2020, 9 (06)
  • [10] Novel CNTFET-based reconfigurable logic gate design
    Liu, J.
    O'Connor, I.
    Navarro, D.
    Gaffiot, F.
    2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 276 - +