Performance evaluation of reconfigurable ALU based on DG-CNTFET transistors

被引:0
|
作者
Ghabri, Houda [1 ]
ben Aissa, Dalenda [1 ]
Samet, Hekmet [1 ]
Kachouri, Abdennaceur [1 ]
机构
[1] Univ Sfax, Natl Sch Engn Sfax, LETI Lab, BP 3038, Sfax, Tunisia
关键词
component; gate CNTFET; DG-CNTFET modeling; reconfigurable logic design; reconfigurable ALU; Comparison CMOS LUT; Power; delay;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Arithmetic and Logic Unit represent the core of all microprocessors. It performs arithmetic and logical operations. ALU is getting more complex and smaller to make more efficient circuits. This paper describes simple ALU but contains the essentials functions. It is a reconfigurable ALU based on double gate carbon nanotube field effect transistors (DG-CNTFETs).The proposed ALU is designed for one bit operation and can realize three functions (NAND,OR and FULL ADDER). We will demonstrate the benefit of designing a reconfigurable ALU using a compact physical model of DG-CNTFET transistor. First, an explanation of controllable polarity transistor is given. Then a dynamically reconfigurable circuit and 3-function ALU based on a (DG-CNTFET) are described, simulated and analyzed. Finally an overall performance comparison in term of average Power Consumption and delay with CMOS LUT is done. Results shows that this 3-functions ALU have PDP, power and delay better than all 1-bit CMOS full adders, 44% reduction in the consumption and 12% enhancement in delay time.
引用
收藏
页码:142 / 146
页数:5
相关论文
共 50 条
  • [21] Spatial modulation based on reconfigurable antennas: performance evaluation by using the prototype of a reconfigurable antenna
    Dung Nguyen Viet
    Di Renzo, Marco
    Basavarajappa, Vedaprabhu
    Exposito, Beatriz Bedia
    Basterrechea, Jose
    Dinh-Thuy Phan-Huy
    EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2019, 2019 (1)
  • [22] Spatial modulation based on reconfigurable antennas: performance evaluation by using the prototype of a reconfigurable antenna
    Dung Nguyen Viet
    Marco Di Renzo
    Vedaprabhu Basavarajappa
    Beatriz Bedia Exposito
    Jose Basterrechea
    Dinh-Thuy Phan-Huy
    EURASIP Journal on Wireless Communications and Networking, 2019
  • [23] Impact of Technology on CNTFET-Based Circuits Performance
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2020, 9 (05)
  • [24] Performance Analysis of CNTFET Based Digital Logic Circuits
    Shreya, Sonal
    Chandel, Rajeevan
    2014 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES), 2014,
  • [25] Performance Evaluation and Comparative Analysis between Traditional CNTFET Based 9 T SRAM Cells
    Mathur, Neha
    Birla, Shilpi
    SILICON, 2022, 14 (17) : 11749 - 11761
  • [26] Integrated Reconfigurable Control and Guidance based on Evaluation of Degraded Performance
    Shin, H. -S.
    Casaban-Lillo, E.
    Tsourdos, A.
    Lappas, V.
    2016 INTERNATIONAL CONFERENCE ON UNMANNED AIRCRAFT SYSTEMS (ICUAS), 2016, : 974 - 979
  • [27] Design and Performance Evaluation of A Low Transistor Ternary CNTFET SRAM Cell
    Srinivasan, Pramod
    Bhat, Anirudha. S.
    Murotiya, Sneh Lata
    Gupta, Anu
    2015 INTERNATIONAL CONFERENCE ON ELECTRONIC DESIGN, COMPUTER NETWORKS & AUTOMATED VERIFICATION (EDCAV), 2015, : 38 - 43
  • [28] Performance Investigation on the Reconfigurable Si Nanowire Schottky Barrier Transistors
    Wang, Juncheng
    Du, Gang
    Lun, Zhiyuan
    Wei, Kangliang
    Zeng, Lang
    Liu, Xiaoyan
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 733 - 735
  • [29] Full adder based Reconfigurable Spintronic ALU using STT-MTJ
    Lokesh, B.
    Malathi, M.
    2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [30] Evaluation of stacked-CNTFET structures for high-performance applications
    Peng, Boli
    Mothes, Sven
    Annamalai, Manojkumar
    Schroeter, Michael
    2021 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS), 2021,