Impact of Technology on CNTFET-Based Circuits Performance

被引：12
|
作者：
Marani, R. [1 ]
Perri, A. G. [2 ]
机构：
[1] Natl Res Council Italy CNR, Inst Intelligent Ind Technol & Syst Adv Mfg STIIM, I-70125 Bari, Italy
[2] Polytech Univ Bari, Dept Elect & Informat Engn, Elect Devices Lab, I-70125 Bari, Italy
来源：
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY | 2020年 / 9卷 / 05期
关键词：
Electron Devices; Microelectronics; Theory and Modelling; CARBON NANOTUBE FETS; VIRTUAL-SOURCE MODEL; LOGIC GATES; VERILOG-A; IMPROVE ANALYSIS; COMPACT; DESIGN; TEMPERATURE; SIMULATION; ANALOG;
D O I：
10.1149/2162-8777/ab9185
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper we present a study of the impact of technology on the CNTFET-based circuits performance. In particular we show the layout of a NOT gate, used as block to build a chain of NOT and a ring oscillator. Then we present the time domain simulations of these circuits in order to see how the parasitic elements could limit the high-speed performances of CNTFETs. (C) 2020 The Electrochemical Society ("ECS"). Published on behalf of ECS by IOP Publishing Limited.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Performance Evaluation of CNTFET-Based Digital Circuits: A Review
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2020, 9 (05)
  • [2] Review - Performance Evaluation of CNTFET-Based Analog Circuits: A Review
    Marani R.
    Perri A.G.
    ECS Journal of Solid State Science and Technology, 2020, 9 (06)
  • [3] Design of CNTFET-Based Electronic Circuits: A Review
    Marani R.
    Perri A.G.
    International Journal of Nanoscience, 2024, 23 (01)
  • [4] Reliability Estimation of CNTFET-based Combinational Logic Circuits
    Jahanirad, Hadi
    Hosseini, Mostafa
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 55 - 59
  • [5] Effects of Temperature in CNTFET-Based Design of Analog Circuits
    Gelao, G.
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (02) : M16 - M21
  • [6] Physical Design of CNTFET-based Circuits for Yield Improvement
    Beste, Matthias
    Kiamehr, Saman
    Tahoori, Mehdi B.
    2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2014, : 65 - 68
  • [7] Effects of Temperature in CNTFET-Based Design of Digital Circuits
    Gelao, G.
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2018, 7 (03) : M41 - M48
  • [8] CNTFET-based design of multi-bit adder circuits
    Talebipour, Neda
    Keshavarzian, Peiman
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2017, 104 (05) : 805 - 820
  • [9] CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 217 - 225
  • [10] An efficient reliability estimation method for CNTFET-based logic circuits
    Jahanirad, Hadi
    Hosseini, Mostafa
    ETRI JOURNAL, 2021, 43 (04) : 728 - 745
12345