Impact of Technology on CNTFET-Based Circuits Performance

被引：12
|
作者：
Marani, R. [1 ]
Perri, A. G. [2 ]
机构：
[1] Natl Res Council Italy CNR, Inst Intelligent Ind Technol & Syst Adv Mfg STIIM, I-70125 Bari, Italy
[2] Polytech Univ Bari, Dept Elect & Informat Engn, Elect Devices Lab, I-70125 Bari, Italy
来源：
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY | 2020年 / 9卷 / 05期
关键词：
Electron Devices; Microelectronics; Theory and Modelling; CARBON NANOTUBE FETS; VIRTUAL-SOURCE MODEL; LOGIC GATES; VERILOG-A; IMPROVE ANALYSIS; COMPACT; DESIGN; TEMPERATURE; SIMULATION; ANALOG;
D O I：
10.1149/2162-8777/ab9185
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper we present a study of the impact of technology on the CNTFET-based circuits performance. In particular we show the layout of a NOT gate, used as block to build a chain of NOT and a ring oscillator. Then we present the time domain simulations of these circuits in order to see how the parasitic elements could limit the high-speed performances of CNTFETs. (C) 2020 The Electrochemical Society ("ECS"). Published on behalf of ECS by IOP Publishing Limited.
引用
收藏
页数：6
相关论文
共 50 条
  • [41] A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells
    Zarandi, Arezoo Dabaghi
    Reshadinezhad, Mohammad Reza
    Rubio, Antonio
    IEEE ACCESS, 2020, 8 : 58585 - 58593
  • [42] CNTFET-Based Ternary Multiply-and-Accumulate Unit
    Mohammaden, Amr
    Fouda, Mohammed E.
    Alouani, Ihsen
    Said, Lobna A.
    Radwan, Ahmed G.
    ELECTRONICS, 2022, 11 (09)
  • [43] Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics
    Mohammad Hossein Moaiyeri
    Reza Faghih Mirzaee
    Keivan Navi
    Omid Hashemipour
    Nano-Micro Letters, 2011, (01) : 43 - 50
  • [44] CNTFET-based CMOS-like gates and dispersion of characteristics
    Dang, T.
    Arighel, L.
    Pasca, V.
    Leveugle, R.
    IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 151 - 156
  • [45] Implementation of Noise Effects on CNTFET-based NOT Gate in Verilog-A
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (06)
  • [46] CNTFET-based RF electronics - State-of-the-art and future prospects
    Schroeter, M.
    Claus, M.
    Hermann, S.
    Tittman-Otto, J.
    Haferlach, M.
    Mothes, S.
    Schulz, S.
    2016 IEEE 16TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2016, : 97 - 100
  • [47] CNTFET-Based Design of Dynamic Ternary Full Adder cell
    Murotiya, Sneh Lata
    Gupta, Anu
    Vasishth, Sparsh
    2014 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2014,
  • [48] Design and performance analysis of wrap-gate CNTFET-based ring oscillators for IoT applications
    Qaleh Jooq, Mohammad Khaleqi
    Mir, Ali
    Mirzakuchaki, Sattar
    Farmani, Ali
    INTEGRATION-THE VLSI JOURNAL, 2020, 70 (70) : 116 - 125
  • [49] High-Performance and Robust Spintronic/CNTFET-Based Binarized Neural Network Hardware Accelerator
    Nasab, Milad Tanavardi
    Amirany, Abdolah
    Moaiyeri, Mohammad Hossein
    Jafari, Kian
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2023, 11 (02) : 527 - 533
  • [50] CNTFET-Based Design of Ternary Multiplier using Only Multiplexers
    Jaber, Ramzi A.
    Haidar, Ali M.
    Kassem, Abdallah
    2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 87 - 90
12345