Impact of Technology on CNTFET-Based Circuits Performance

被引:12
|
作者
Marani, R. [1 ]
Perri, A. G. [2 ]
机构
[1] Natl Res Council Italy CNR, Inst Intelligent Ind Technol & Syst Adv Mfg STIIM, I-70125 Bari, Italy
[2] Polytech Univ Bari, Dept Elect & Informat Engn, Elect Devices Lab, I-70125 Bari, Italy
关键词
Electron Devices; Microelectronics; Theory and Modelling; CARBON NANOTUBE FETS; VIRTUAL-SOURCE MODEL; LOGIC GATES; VERILOG-A; IMPROVE ANALYSIS; COMPACT; DESIGN; TEMPERATURE; SIMULATION; ANALOG;
D O I
10.1149/2162-8777/ab9185
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper we present a study of the impact of technology on the CNTFET-based circuits performance. In particular we show the layout of a NOT gate, used as block to build a chain of NOT and a ring oscillator. Then we present the time domain simulations of these circuits in order to see how the parasitic elements could limit the high-speed performances of CNTFETs. (C) 2020 The Electrochemical Society ("ECS"). Published on behalf of ECS by IOP Publishing Limited.
引用
收藏
页数:6
相关论文
共 50 条
  • [21] High Frequency CNTFET-Based Logic Gate
    Farhana, Soheli
    Alam, A. H. M. Zahirul
    Khan, Sheroz
    2015 IEEE REGIONAL SYMPOSIUM ON MICRO AND NANOELECTRONICS (RSM), 2015, : 124 - 127
  • [22] CNTFET-Based Design of Ternary Arithmetic Modules
    Sharma, Trapti
    Kumre, Laxmi
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (10) : 4640 - 4666
  • [23] A Novel CNTFET-based Ternary Full Adder
    Peiman Keshavarzian
    Rahil Sarikhani
    Circuits, Systems, and Signal Processing, 2014, 33 : 665 - 679
  • [24] Performance analysis and enhancement of 10-nm GAA CNTFET-based circuits in the presence of CNT-metal contact resistance
    Moaiyeri, Mohammad Hossein
    Razi, Farzad
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (02) : 240 - 252
  • [25] Design of CNTFET-based reconfigurable logic gate
    Liu, J.
    O'Connor, I.
    Navarro, D.
    Gaffiot, E.
    ELECTRONICS LETTERS, 2007, 43 (09) : 514 - 516
  • [26] CNTFET-Based Design of Ternary Arithmetic Modules
    Trapti Sharma
    Laxmi Kumre
    Circuits, Systems, and Signal Processing, 2019, 38 : 4640 - 4666
  • [27] A Novel CNTFET-based Ternary Full Adder
    Keshavarzian, Peiman
    Sarikhani, Rahil
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (03) : 665 - 679
  • [28] SR-GDI CNTFET-based magnitude comparator for new generation of programmable integrated circuits
    Shiri, Nabiollah
    Sadeghi, Ayoub
    Rafiee, Mahmood
    Bigonah, Maryam
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (05) : 1511 - 1536
  • [29] A low voltage high performance CNTFET-based VDIBA and universal filter application
    Ulusoy, Seyda Sunca
    Alci, Mustafa
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 120 (01) : 1 - 8
  • [30] CNTFET-based ternary address decoder design
    Mohammed, Rawan
    Fouda, Mohammed E.
    Alouani, Ihsen
    Said, Lobna A.
    Radwan, Ahmed G.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2022, 50 (10) : 3682 - 3691