Novel CNTFET-based reconfigurable logic gate design

被引：6
|
作者：
Liu, J. [1 ]
O'Connor, I. [1 ]
Navarro, D. [1 ]
Gaffiot, F. [1 ]
机构：
[1] Ecole Cent Lyon, INL, CNRS, UMR 5270, 36 Av Guy Collongue, F-69134 Ecully, France
来源：
2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2 | 2007年
关键词：
double-gate CNTFET; dynamically reconfigurable logic;
D O I：
10.1109/DAC.2007.375171
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper describes a dynamically reconfigurable 8-function logic gate (CNT-DR8F) based on a double-gate carbon nanotube field effect transistor (DG-CNTFET). The design is based on a property specific to this device: ambivalence, enabling p-type or n-type behavior depending on the back-gate voltage. Using available models, CNT-DR8F is proposed, simulated and analyzed at 20GHz operation. We also give an example functional block (full adder) to show how to construct logic circuits based on the association of physically identical reconfigurable logic cells.
引用
收藏
页码：276 / +
页数：2
相关论文
共 50 条
  • [1] Design of a novel CNTFET-based reconfigurable logic gate
    Liu, J.
    O'Connor, I.
    Navarro, D.
    Gaffiot, F.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 285 - +
  • [2] Design of CNTFET-based reconfigurable logic gate
    Liu, J.
    O'Connor, I.
    Navarro, D.
    Gaffiot, E.
    ELECTRONICS LETTERS, 2007, 43 (09) : 514 - 516
  • [3] A Novel CNTFET-Based Ternary Logic Gate Design
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 435 - 438
  • [4] Design of a family of novel CNTFET-based dynamically reconfigurable logic gates
    Liu, J.
    O'Connor, I.
    Navarro, D.
    Gaffiot, F.
    2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 113 - 116
  • [5] High Frequency CNTFET-Based Logic Gate
    Farhana, Soheli
    Alam, A. H. M. Zahirul
    Khan, Sheroz
    2015 IEEE REGIONAL SYMPOSIUM ON MICRO AND NANOELECTRONICS (RSM), 2015, : 124 - 127
  • [6] CNTFET-based logic circuit design
    O'Connor, I.
    Liu, J.
    Gaffiot, F.
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 46 - 51
  • [7] CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
    Lin, Sheng
    Kim, Yong-Bin
    Lombardi, Fabrizio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 217 - 225
  • [8] A Design Technique of CNTFET-Based Ternary Logic Gates in Verilog-A
    Marani, R.
    Perri, A. G.
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2019, 8 (04) : M45 - M52
  • [9] Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits
    Ebrahimi, Seyyed Ashkan
    Reshadinezhad, Mohammad Reza
    Bohlooli, Ali
    Shahsavari, Mahyar
    MICROELECTRONICS JOURNAL, 2016, 53 : 156 - 166
  • [10] Reliability Estimation of CNTFET-based Combinational Logic Circuits
    Jahanirad, Hadi
    Hosseini, Mostafa
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 55 - 59
12345