High-speed and Huge-capacity Data Cache System Based on FPGA

被引：0

作者：

Gao, Fei ^{[1
]}

Chang, Wenge ^{[1
]}

Li, Xiangyang ^{[1
]}

机构：

[1] Natl Univ Def Technol, Changsha 410073, Hunan, Peoples R China

来源：

PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON COMPUTER ENGINEERING, INFORMATION SCIENCE & APPLICATION TECHNOLOGY (ICCIA 2016) | 2016年 / 56卷

关键词：

Cache; High-speed; Huge-capacity; DDR3; RapidIO;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

Aiming at the high-speed and huge-capacity data cache and transmission caused by real-time signal processor for high-resolution SAR, this paper presents a design for the high-speed and huge-capacity data acquisition system based on DDR3 SDRAM and RapidIO. Data cache is realized by MIG3.92 IP core in Xilinx Virtex_6 series FPGA. Data Transmission is realized by RapidIO IP core and GTX. The testing results show that the maximum write rate of DDR3 memory is 3120MB/s and the transmission rate of RapidIO interface is 1800 MB/s.

引用

页码：306 / 310

页数：5

共 50 条

[31] Enhancing Endurance of Huge-Capacity Flash Storage Systems by Selectively Replacing Data Blocks
Wang, Wei-Neng
Ni, Kai
Ma, Jian-She
Wang, Zong-Chao
Zhao, Yi
Pan, Long-Fa
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 558 - 564
[32] Design of High Speed Data Acquisition System Based on FPGA
Yu Yanxin
Chen Yu
[J]. FRONTIERS OF MECHANICAL ENGINEERING AND MATERIALS ENGINEERING II, PTS 1 AND 2, 2014, 457-458 : 878 - 882
[33] High speed FPGA-based data acquisition system
Khedkar, Aboli Audumbar
Khade, R. H.
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2017, 49 : 87 - 94
[34] Design and Implementation of High-Speed Real-Time Data Acquisition and Processing System based on FPGA
Zhou, Guojuan
Xiong, Guocan
Yu, Fuhua
Sun, Wen'E
[J]. PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON SOCIAL SCIENCE AND TECHNOLOGY EDUCATION (ICSSTE 2016), 2016, 55 : 514 - 519
[35] A Novel High-Speed Parallel Scheme for Data Sorting Algorithm Based on FPGA
Dong, Shengnan
Wang, Xiaotao
Wang, Xingbo
[J]. PROCEEDINGS OF THE 2009 2ND INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOLS 1-9, 2009, : 3508 - +
[36] Design and implementation of an FPGA based high-speed data buffer for optical interconnects
Voss, Sven-Hendrik
Talmi, Maati
Saniter, Juergen
[J]. 2006 25TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2006, : 675 - +
[37] A High-speed Reliable Data Transfer Method based on FPGA Hardware Acknowledgement
Tian, Kaiyun
Wu, Jie
Sun, Liuyang
Dong, Qingyun
Zhang, Le
[J]. 2014 19TH IEEE-NPSS REAL TIME CONFERENCE (RT), 2014,
[38] FPGA design of the high-speed data transmission based on S5933
Wu, JP
[J]. ISTM/2005: 6th International Symposium on Test and Measurement, Vols 1-9, Conference Proceedings, 2005, : 5481 - 5483
[39] High-Speed Simulation for Neuron System Base on FPGA
Zhang Ronghua
Wang Jiang
Li Shuangshuang
Che Yanqiu
[J]. PROCEEDINGS OF THE 29TH CHINESE CONTROL CONFERENCE, 2010, : 5500 - 5504
[40] A Precise High-Speed Tracking and Pointing Control System of Camera Based on FPGA
Zhao Liting
Lin Zhe
[J]. CONFERENCE PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON CONTROL SCIENCE AND SYSTEMS ENGINEERING (ICCSSE), 2017, : 173 - 177

← 1 2 3 4 5 →