A March-based fault location algorithm for Static random access memories

被引:14
|
作者
Vardanian, VA [1 ]
Zorian, Y [1 ]
机构
[1] Virage Log Int, Yerevan Branch, Yerevan 375033, Armenia
关键词
D O I
10.1109/MTDT.2002.1029765
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A March-based fault location algorithm is proposed for repair of word-oriented Static RAMs. A March CL algorithm of complexity 12N, N is the number of memory words, is defined for fault detection and partial diagnosis. A 3N or 4N March-like algorithm is used for location of the aggressor words of inter-word state, idempotent, inversion, write-disturb coupling faults (CF). Then another March-like algorithm of complexity 9(1+logB), B is the number of bits in the word, is applied to locate the aggressor bit in the aggressor word. Finally, a March algorithm of complexity 6(1+logB)N is used to detect and locate intra-word stuck-at, transition faults, as well as CFs. The proposed algorithm has higher fault location ability and lower time complexity than other known algorithms developed for fault location in SRAMs.
引用
收藏
页码:62 / 67
页数:6
相关论文
共 50 条
  • [41] Modeling alpha and neutron induced soft errors in static random access memories
    Warren, Kevin M.
    Wilkinson, Jeffrey D.
    Morrison, Scott
    Weller, Robert A.
    Porter, Mark E.
    Sierawski, Brian D.
    Reed, Robert A.
    Mendenhall, Marcus H.
    Schrimpf, Ron D.
    Massengill, Lloyd W.
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 217 - +
  • [42] TECHNOLOGY AND LAYOUT-RELATED TESTING OF STATIC RANDOM-ACCESS MEMORIES
    CHAKRABORTY, K
    MAZUMDER, P
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1994, 5 (04): : 347 - 365
  • [43] Parallel testing of multi-port static random access memories for BIST
    Karimi, F
    Lombardi, F
    [J]. 2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 271 - 279
  • [44] Soft errors in commercial off-the-shelf static random access memories
    Dilillo, L.
    Tsiligiannis, G.
    Gupta, V.
    Bosser, A.
    Saigne, F.
    Wrobel, F.
    [J]. SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2017, 32 (01)
  • [45] Technology and layout-related testing of static random-access memories
    Chakraborty, Kanad
    Mazumder, Pinaki
    [J]. Journal of Electronic Testing: Theory and Applications (JETTA), 1994, 5 (04): : 347 - 365
  • [46] A parallel approach for testing multi-port static random access memories
    Karimi, F
    Irrinki, S
    Crosby, T
    Lombardi, F
    [J]. 2001 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING, PROCEEDINGS, 2001, : 73 - 81
  • [47] Single event upset in static random access memories in atmospheric neutron environments
    Arita, Y
    Takai, M
    Ogawa, L
    Kishimoto, T
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 2003, 42 (7A): : L738 - L740
  • [48] A DYNAMIC RECONFIGURATION SCHEME FOR MEGA BIT STATIC RANDOM-ACCESS MEMORIES
    RAYAPATI, VN
    KAMINSKA, B
    [J]. MICROELECTRONICS AND RELIABILITY, 1994, 34 (01): : 107 - 114
  • [49] ANALYSIS OF FAULT-DETECTION PROBABILITY OF RANDOM-ACCESS MEMORIES IN APPLYING RANDOM PATTERNS
    TAMAMOTO, H
    OHTAKA, T
    NARITA, Y
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3910 - 3915
  • [50] Fault-Tolerant Resource Estimation of Quantum Random-Access Memories
    Di Matteo O.
    Gheorghiu V.
    Mosca M.
    [J]. IEEE Transactions on Quantum Engineering, 2020, 1