A March-based fault location algorithm for Static random access memories

被引:14
|
作者
Vardanian, VA [1 ]
Zorian, Y [1 ]
机构
[1] Virage Log Int, Yerevan Branch, Yerevan 375033, Armenia
关键词
D O I
10.1109/MTDT.2002.1029765
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A March-based fault location algorithm is proposed for repair of word-oriented Static RAMs. A March CL algorithm of complexity 12N, N is the number of memory words, is defined for fault detection and partial diagnosis. A 3N or 4N March-like algorithm is used for location of the aggressor words of inter-word state, idempotent, inversion, write-disturb coupling faults (CF). Then another March-like algorithm of complexity 9(1+logB), B is the number of bits in the word, is applied to locate the aggressor bit in the aggressor word. Finally, a March algorithm of complexity 6(1+logB)N is used to detect and locate intra-word stuck-at, transition faults, as well as CFs. The proposed algorithm has higher fault location ability and lower time complexity than other known algorithms developed for fault location in SRAMs.
引用
收藏
页码:62 / 67
页数:6
相关论文
共 50 条
  • [31] Parallel testing of multi-port static random access memories
    Karimi, F
    Irrinki, S
    Crosby, T
    Park, N
    Lombardi, F
    [J]. MICROELECTRONICS JOURNAL, 2003, 34 (01) : 3 - 21
  • [32] The effects of ionizing radiation on the data retention of static random access memories
    Benedetto, JM
    Jordan, A
    LaValley, N
    [J]. 2000 IEEE RADIATION EFFECTS DATA WORKSHOP - WORKSHOP RECORD, 2000, : 16 - 20
  • [33] Efficient march test for 3-coupling faults in random access memories
    Cascaval, P
    Bennett, S
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2001, 24 (10) : 501 - 509
  • [34] Adaptive approaches for fault detection and diagnosis of interconnects of random access memories
    Zhao, J
    Meyer, FJ
    Lombardi, F
    [J]. 1998 INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING - PROCEEDINGS, 1998, : 110 - 116
  • [35] A FAULT MODEL FOR MULTIVALUED NMOS DYNAMIC RANDOM-ACCESS MEMORIES
    NAIDU, RV
    MAHAPATRA, S
    [J]. MICROELECTRONICS AND RELIABILITY, 1989, 29 (02): : 137 - 143
  • [36] SCHEMES OF DYNAMIC REDUNDANCY FOR FAULT TOLERANCE IN RANDOM-ACCESS MEMORIES
    GROSSPIETSCH, KE
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 1988, 37 (03) : 331 - 339
  • [37] A New Test Algorithm and Fault Simulator of Simplified Three-Cell Coupling Faults for Random Access Memories
    Wu, Tiancheng
    Fan, Weikang
    Gu, Yuefeng
    Fan, Feifan
    Li, Qiuhong
    [J]. IEEE ACCESS, 2024, 12 : 109218 - 109229
  • [38] FAULT LOCATION IN A SEMICONDUCTOR RANDOM-ACCESS MEMORY UNIT
    SRINI, VP
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (04) : 349 - 358
  • [39] Modeling alpha and neutron induced soft errors in static random access memories
    Warren, Kevin M.
    Wilkinson, Jeffrey D.
    Morrison, Scott
    Weller, Robert A.
    Porter, Mark E.
    Sierawski, Brian D.
    Reed, Robert A.
    Mendenhall, Marcus H.
    Schrimpf, Ron D.
    Massengill, Lloyd W.
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 217 - +
  • [40] Parallel testing of multi-port static random access memories for BIST
    Karimi, F
    Lombardi, F
    [J]. 2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 271 - 279