Oscillation and Transition Tests for Synchronous Sequential Circuits

被引:1
|
作者
Li, Katherine Shu-Min [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan
关键词
At-speed test; oscillation test; scan design; synchronous sequential circuit; DELAY;
D O I
10.1109/TVLSI.2012.2230654
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this brief, we propose an oscillation-ring test methodology for synchronous sequential circuits under the scan test environment. This approach provides the following features: 1) it is at-speed testing, which makes delay defects detectable; 2) the automatic test pattern generation is much easier, and the test set is usually smaller; and 3) test responses are directly observable at primary outputs and, thus, it greatly reduces the communication bandwidth between the automatic test equipment and the circuit under test. A modified scan register design supporting the oscillation-ring test is presented and an effective oscillation test generation algorithm for the proposed test scheme is given. Experimental results on LGSyn91 benchmarks show that the proposed test method achieves high fault coverage with a smaller number of test vectors.
引用
收藏
页码:2338 / 2343
页数:7
相关论文
共 50 条
  • [1] DESIGN OF DIAGNOSTIC TESTS FOR SYNCHRONOUS SEQUENTIAL CIRCUITS
    TYURIN, AV
    [J]. AUTOMATION AND REMOTE CONTROL, 1974, 35 (07) : 1132 - 1140
  • [2] Procedures for identifying untestable and redundant transition faults in synchronous sequential circuits
    Chen, G
    Reddy, SA
    Pomeranz, I
    [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 36 - 41
  • [3] On generating tests that avoid the detection of redundant faults in synchronous sequential circuits with full scan
    Pomeranz, I
    Reddy, SM
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2006, 55 (04) : 491 - 495
  • [4] Alignability equivalence of synchronous sequential circuits
    Rosenmann, A
    Hanna, Z
    [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 111 - 114
  • [5] Initializability analysis of synchronous sequential circuits
    Corno, F
    Prinetto, P
    Rebaudengo, M
    Reorda, MS
    Squillero, G
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2002, 7 (02) : 249 - 264
  • [6] DESIGN OF RELIABLE SYNCHRONOUS SEQUENTIAL CIRCUITS
    SAWIN, DH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (05) : 567 - 570
  • [7] HAZARD CORRECTION IN SYNCHRONOUS SEQUENTIAL CIRCUITS
    SERVIT, M
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 305 - 310
  • [8] Survivable synchronous sequential circuits design
    Matrosova, A
    Andreeva, V
    [J]. BEC 2002: PROCEEDINGS OF THE 8TH BIENNIAL BALTIC ELECTRONIC CONFERENCE, 2002, : 133 - 136
  • [9] FEEDBACK IN SYNCHRONOUS SEQUENTIAL SWITCHING CIRCUITS
    FRIEDMAN, AD
    [J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (03): : 354 - +
  • [10] Combination of Fibrosis Tests: Sequential or Synchronous?
    Boursier, Jerome
    Cales, Paul
    [J]. HEPATOLOGY, 2009, 50 (02) : 656 - 657