Oscillation and Transition Tests for Synchronous Sequential Circuits

被引:1
|
作者
Li, Katherine Shu-Min [1 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Comp Sci & Engn, Kaohsiung 80424, Taiwan
关键词
At-speed test; oscillation test; scan design; synchronous sequential circuit; DELAY;
D O I
10.1109/TVLSI.2012.2230654
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this brief, we propose an oscillation-ring test methodology for synchronous sequential circuits under the scan test environment. This approach provides the following features: 1) it is at-speed testing, which makes delay defects detectable; 2) the automatic test pattern generation is much easier, and the test set is usually smaller; and 3) test responses are directly observable at primary outputs and, thus, it greatly reduces the communication bandwidth between the automatic test equipment and the circuit under test. A modified scan register design supporting the oscillation-ring test is presented and an effective oscillation test generation algorithm for the proposed test scheme is given. Experimental results on LGSyn91 benchmarks show that the proposed test method achieves high fault coverage with a smaller number of test vectors.
引用
收藏
页码:2338 / 2343
页数:7
相关论文
共 50 条
  • [31] On static compaction of test sequences for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 215 - 220
  • [32] MIX: A test generation system for synchronous sequential circuits
    Lin, XJ
    Pomeranz, I
    Reddy, SM
    [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 456 - 463
  • [33] Templates: A test generation procedure for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 74 - 79
  • [34] Modified test generation methods for synchronous sequential circuits
    Kemamalini, A.
    Seshasayanan, R.
    [J]. 2015 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2015,
  • [35] Invariant states and redundant logic in synchronous sequential circuits
    Pomeranz, Irith
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (06) : 1171 - 1175
  • [36] INTEGRATED MAGNETIC CIRCUITS FOR SYNCHRONOUS SEQUENTIAL LOGIC MACHINES
    GIANOLA, UF
    [J]. BELL SYSTEM TECHNICAL JOURNAL, 1960, 39 (02): : 295 - 332
  • [37] An efficient test relaxation technique for synchronous sequential circuits
    El-Maleh, A
    Al-Utaibi, K
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 179 - 185
  • [38] Ant Colony Optimizations for Initialization of synchronous sequential circuits
    Hu, Xiaojing
    Song, Zhengxiang
    Wang, Jianhua
    Geng, Yingsan
    Shen, Wang
    [J]. IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 424 - 427
  • [39] Accelerating Synchronous Sequential Circuits using an Adaptive Clock
    Mondal, Arijit
    Chakrabarti, P. P.
    Dasgupta, Pallab
    [J]. 23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 176 - +
  • [40] Combination of Fibrosis Tests: Sequential or Synchronous? Reply
    Sebastiani, Giada
    Alberti, Alfredo
    [J]. HEPATOLOGY, 2009, 50 (02) : 657 - 657