共 50 条
- [21] Wafer-Level Cu/Sn to Cu/Sn SLID-Bonded Interconnects With Increased Strength IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (09): : 1350 - 1358
- [22] 10μm pitch Cu-Cu bonding interconnection for wafer level 3D integration 2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 979 - 982
- [23] Wafer-level 3D interconnects via Cu bonding ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 125 - 130
- [24] Characterization of hermetic wafer-level Cu-Sn SLID bonding 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
- [26] Wafer-level hybrid bonding for Cu/Interlayer-dielectric bonding PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2019, : 44 - 44
- [27] Modeling and Simulation of Cu TSV electroplating for wafer-level MEMS vacuum packaging 2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 68 - 72
- [28] RESIDUAL STRESS IN SILICON CAUSED BY CU-SN WAFER-LEVEL PACKAGING PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2013, VOL 1, 2014,
- [29] Optimization of Cu/Sn wafer-level bonding based upon intermetallic characterization 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
- [30] Wafer-Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (04): : 926 - 934