Analyses of crack growth along interface of patterned wafer-level Cu-Cu bonds

被引:15
|
作者
Tvergaard, Viggo [1 ]
Hutchinson, John W. [2 ]
机构
[1] Tech Univ Denmark, Dept Mech Engn, DK-2800 Lyngby, Denmark
[2] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA
关键词
Interface toughness; Plasticity; Crack growth; Finite strains; Thin films; TOUGHNESS; PLASTICITY; METAL;
D O I
10.1016/j.ijsolstr.2009.05.015
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
A preliminary theoretical study is carried out of the role of micron-scale patterning on the interface toughness of bonded Cu-to-Cu nanometer-scale films. The work is motivated by the experimental studies of [Tadepalli, R., Turner. K.T., Thompson, C.V., 2008b. Effects of patterning on the interface toughness of wafer-level Cu-Cu bonds. Acta Materialia 56, 438-447; Tadepalli, R., Turner, K.T., Thompson, C.V., 2008c. Mixed-mode interface toughness of wafer-level Cu-Cu bonds using asymmetric chevron test. J. Mech. Phys. Solids 56, 707-718.] wherein 400 nm Cu films were deposited in a variety of patterns on Si wafer substrates. Specimens were then produced by bringing the Cu surfaces into contact creating thermo-compression bonds. Interface toughness of these specimens was experimentally measured. The present study focuses on interface patterns comprised of bonded strips, called lines, alternating with lines of unbonded interface, all aligned parallel to the crack front. The interface toughness model employs a cohesive zone to represent separation of the interface and J(2) flow theory of plasticity to characterize the Cu films. Remote mode I loading is imposed on the elastic Si substrates. The computational model provides the resistance curve of macroscopic crack driving force versus crack advance as dependent on the work of separation and strength of the interface as well as the pattern geometry and the parameters controlling the plasticity of the Cu films. Plasticity in the Cu films makes a major contribution to the macroscopic interface toughness measured by Tadepalli, Turner and Thompson. Highlighted in this study is the difficulty of accurately representing plastic yielding in the thin films and the challenge of capturing the full range of scales in a computational model. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码:3433 / 3440
页数:8
相关论文
共 50 条
  • [21] Wafer-Level Cu/Sn to Cu/Sn SLID-Bonded Interconnects With Increased Strength
    Liu, He
    Salomonsen, Guttorm
    Wang, Kaiying
    Aasmundtveit, Knut E.
    Hoivik, Nils
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (09): : 1350 - 1358
  • [22] 10μm pitch Cu-Cu bonding interconnection for wafer level 3D integration
    Song, Chongshen
    Li, Hengfu
    Feng, Guangjian
    Cao, Liqiang
    Zhang, Wenqi
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 979 - 982
  • [23] Wafer-level 3D interconnects via Cu bonding
    Morrow, P
    Kobrinsky, MJ
    Ramanathan, S
    Park, CM
    Harmes, M
    Ramachandrarao, V
    Park, HM
    Kloster, G
    List, S
    Kim, S
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 125 - 130
  • [24] Characterization of hermetic wafer-level Cu-Sn SLID bonding
    van de Wiel, H. J.
    Vardoy, A-S. B.
    Hayes, G.
    Fischer, H. R.
    Lapadatu, A.
    Taklo, M. M. V.
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [25] Three-Dimensional Wafer Stacking Using Cu-Cu Bonding for Simultaneous Formation of Electrical, Mechanical, and Hermetic Bonds
    Tan, Chuan Seng
    Peng, Lan
    Fan, Ji
    Li, Hongyu
    Gao, Shan
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 194 - 200
  • [26] Wafer-level hybrid bonding for Cu/Interlayer-dielectric bonding
    Fujino, Masahisa
    Takahashi, Kenji
    Kikuchi, Katsuya
    PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2019, : 44 - 44
  • [27] Modeling and Simulation of Cu TSV electroplating for wafer-level MEMS vacuum packaging
    Shi, Shuai
    Wang, Xuefang
    Xu, Chunlin
    Yuan, Jiaojiao
    Fang, Jing
    Jiang, Shengwei
    Liu, Sheng
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 68 - 72
  • [28] RESIDUAL STRESS IN SILICON CAUSED BY CU-SN WAFER-LEVEL PACKAGING
    Taklo, Maaike. M. V.
    Vardoy, Astrid-Sofie
    De Wolf, Ingrid
    Simons, Veerle
    van de Wiel, H. J.
    van der Waal, Adri
    Lapadatu, Adriana
    Martinsen, Stian
    Wunderle, Bernhard
    PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2013, VOL 1, 2014,
  • [29] Optimization of Cu/Sn wafer-level bonding based upon intermetallic characterization
    Thi-Thuy Luu
    Duan, Ani
    Wang, Kaiying
    Aasmundtveit, Knut E.
    Hoivik, Nils
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [30] Wafer-Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization
    Yu, Da-Quan
    Yan, Li Ling
    Lee, Chengkuo
    Choi, Won Kyoung
    Thew, Serene
    Foo, Chin Keng
    Lau, John H.
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2009, 32 (04): : 926 - 934