Analyses of crack growth along interface of patterned wafer-level Cu-Cu bonds

被引:15
|
作者
Tvergaard, Viggo [1 ]
Hutchinson, John W. [2 ]
机构
[1] Tech Univ Denmark, Dept Mech Engn, DK-2800 Lyngby, Denmark
[2] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA
关键词
Interface toughness; Plasticity; Crack growth; Finite strains; Thin films; TOUGHNESS; PLASTICITY; METAL;
D O I
10.1016/j.ijsolstr.2009.05.015
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
A preliminary theoretical study is carried out of the role of micron-scale patterning on the interface toughness of bonded Cu-to-Cu nanometer-scale films. The work is motivated by the experimental studies of [Tadepalli, R., Turner. K.T., Thompson, C.V., 2008b. Effects of patterning on the interface toughness of wafer-level Cu-Cu bonds. Acta Materialia 56, 438-447; Tadepalli, R., Turner, K.T., Thompson, C.V., 2008c. Mixed-mode interface toughness of wafer-level Cu-Cu bonds using asymmetric chevron test. J. Mech. Phys. Solids 56, 707-718.] wherein 400 nm Cu films were deposited in a variety of patterns on Si wafer substrates. Specimens were then produced by bringing the Cu surfaces into contact creating thermo-compression bonds. Interface toughness of these specimens was experimentally measured. The present study focuses on interface patterns comprised of bonded strips, called lines, alternating with lines of unbonded interface, all aligned parallel to the crack front. The interface toughness model employs a cohesive zone to represent separation of the interface and J(2) flow theory of plasticity to characterize the Cu films. Remote mode I loading is imposed on the elastic Si substrates. The computational model provides the resistance curve of macroscopic crack driving force versus crack advance as dependent on the work of separation and strength of the interface as well as the pattern geometry and the parameters controlling the plasticity of the Cu films. Plasticity in the Cu films makes a major contribution to the macroscopic interface toughness measured by Tadepalli, Turner and Thompson. Highlighted in this study is the difficulty of accurately representing plastic yielding in the thin films and the challenge of capturing the full range of scales in a computational model. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码:3433 / 3440
页数:8
相关论文
共 50 条
  • [41] Wafer Level Underfill Study for High Density Ultra-fine Pitch Cu-Cu Bonding for 3D IC Stacking
    Xie, Ling
    Wickramanayaka, Sunil
    Jung, Boo Yung
    Li, Jerry Aw Jie
    Jung-Kai, Lim
    Ismael, Daniel
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 400 - 404
  • [42] Improvements of solder ball shear strength of a wafer-level CSP using a novel Cu stud technology
    Chang, KC
    Chiang, KN
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2004, 27 (02): : 373 - 382
  • [43] Package- and wafer-level electromigration tests on Al-Cu interconnect with Ti and TiN underlayers
    Park, YB
    Lee, DW
    METALS AND MATERIALS INTERNATIONAL, 2001, 7 (05) : 493 - 498
  • [44] D-Band Flip-Chip Packaging with Wafer-Level Cu-pillar Bumps
    Cao, Zhibo
    Stocchi, Matteo
    Wipf, Christian
    Lehmann, Jens
    Li, Lei
    Wipf, Selin Tolunay
    Wietstruck, Matthias
    Carta, Corrado
    Kaynak, Mehmet
    2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
  • [45] Package- and wafer-level electromigration tests on Al-Cu interconnect with Ti and TiN underlayers
    Park, Young Bae
    Lee, Dok Won
    Metals and Materials International, 2001, 7 (05): : 493 - 498
  • [46] Asymmetric Wafer-Level Polyimide and Cu/Sn Hybrid Bonding for 3-D Heterogeneous Integration
    Lu, Cheng-Hsien
    Jhu, Shu-Yan
    Chen, Chiao-Pei
    Tsai, Bin-Ling
    Chen, Kuan-Neng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 3073 - 3079
  • [47] Solder joint reliability analysis of a wafer-level CSP assembly with CU studs formed on solder pads
    Chang, KC
    Chiang, KN
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2003, 26 (04) : 467 - 479
  • [48] Effects of surface treatment on the bonding quality of wafer-level Cu-to-Cu thermo-compression bonding for 3D integration
    Fan, J.
    Lim, D. F.
    Tan, C. S.
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2013, 23 (04)
  • [49] Solid-State-Diffusion Bonding for Wafer-Level Fine-Pitch Cu/Sn/Cu Interconnect in 3-D Integration
    Wang, Junqiang
    Wang, Qian
    Wu, Zijian
    Wang, Dejun
    Cai, Jian
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (01): : 19 - 26
  • [50] Wafer-level 3D system-on-a-chip using dielectric glue wafer bonding and Cu damascene inter-wafer interconnects
    Lu, JQ
    Jindal, A
    Kwon, Y
    McMahon, JJ
    Lee, KW
    Kraft, RP
    Altemus, B
    Cheng, D
    Eisenbraun, E
    Cale, TS
    Gutmann, RJ
    SEMICONDUCTOR WAFER BONDING VII: SCIENCE, TECHNOLOGY, AND APPLICATIONS, PROCEEDINGS, 2003, 2003 (19): : 87 - 95