共 50 条
- [32] Low Temperature (<180°C) Wafer-level and Chip-level In-to-Cu and Cu-to-Cu Bonding for 3D Integration 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1146 - 1152
- [33] Optimized Cu-Sn Wafer-Level Bonding Using Intermetallic Phase Characterization Journal of Electronic Materials, 2013, 42 : 3582 - 3592
- [37] Systematic characterization of key parameters of hermetic wafer-level Cu-Sn SLID bonding 2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
- [38] Package-and wafer-level electromigration tests on Al−Cu interconnect with Ti and TiN underlayers Metals and Materials International, 2001, 7 : 493 - 498
- [39] Application of the surface planer process to Cu pillars and wafer support tape for high-coplanarity wafer-level packaging INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2022, 119 (5-6): : 3427 - 3435
- [40] Application of the surface planer process to Cu pillars and wafer support tape for high-coplanarity wafer-level packaging The International Journal of Advanced Manufacturing Technology, 2022, 119 : 3427 - 3435