Analyses of crack growth along interface of patterned wafer-level Cu-Cu bonds

被引:15
|
作者
Tvergaard, Viggo [1 ]
Hutchinson, John W. [2 ]
机构
[1] Tech Univ Denmark, Dept Mech Engn, DK-2800 Lyngby, Denmark
[2] Harvard Univ, Sch Engn & Appl Sci, Cambridge, MA 02138 USA
关键词
Interface toughness; Plasticity; Crack growth; Finite strains; Thin films; TOUGHNESS; PLASTICITY; METAL;
D O I
10.1016/j.ijsolstr.2009.05.015
中图分类号
O3 [力学];
学科分类号
08 ; 0801 ;
摘要
A preliminary theoretical study is carried out of the role of micron-scale patterning on the interface toughness of bonded Cu-to-Cu nanometer-scale films. The work is motivated by the experimental studies of [Tadepalli, R., Turner. K.T., Thompson, C.V., 2008b. Effects of patterning on the interface toughness of wafer-level Cu-Cu bonds. Acta Materialia 56, 438-447; Tadepalli, R., Turner, K.T., Thompson, C.V., 2008c. Mixed-mode interface toughness of wafer-level Cu-Cu bonds using asymmetric chevron test. J. Mech. Phys. Solids 56, 707-718.] wherein 400 nm Cu films were deposited in a variety of patterns on Si wafer substrates. Specimens were then produced by bringing the Cu surfaces into contact creating thermo-compression bonds. Interface toughness of these specimens was experimentally measured. The present study focuses on interface patterns comprised of bonded strips, called lines, alternating with lines of unbonded interface, all aligned parallel to the crack front. The interface toughness model employs a cohesive zone to represent separation of the interface and J(2) flow theory of plasticity to characterize the Cu films. Remote mode I loading is imposed on the elastic Si substrates. The computational model provides the resistance curve of macroscopic crack driving force versus crack advance as dependent on the work of separation and strength of the interface as well as the pattern geometry and the parameters controlling the plasticity of the Cu films. Plasticity in the Cu films makes a major contribution to the macroscopic interface toughness measured by Tadepalli, Turner and Thompson. Highlighted in this study is the difficulty of accurately representing plastic yielding in the thin films and the challenge of capturing the full range of scales in a computational model. (C) 2009 Elsevier Ltd. All rights reserved.
引用
收藏
页码:3433 / 3440
页数:8
相关论文
共 50 条
  • [31] Low Temperature Cu-to-Cu Bonding for Wafer-Level Hermetic Encapsulation of 3D Microsystems
    Fan, J.
    Lim, D. F.
    Peng, L.
    Li, K. H.
    Tan, C. S.
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2011, 14 (11) : H470 - H474
  • [32] Low Temperature (<180°C) Wafer-level and Chip-level In-to-Cu and Cu-to-Cu Bonding for 3D Integration
    Chien, Yu-San
    Huang, Yan-Pin
    Tzeng, Ruoh-Ning
    Shy, Ming-Shaw
    Lin, Teu-Hua
    Chen, Kou-Hua
    Chuang, Ching-Te
    Hwang, Wei
    Chiou, Jin-Chern
    Chiu, Chi-Tsung
    Tong, Ho-Ming
    Chen, Kuan-Neng
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1146 - 1152
  • [33] Optimized Cu-Sn Wafer-Level Bonding Using Intermetallic Phase Characterization
    Thi-Thuy Luu
    Ani Duan
    Knut E. Aasmundtveit
    Nils Hoivik
    Journal of Electronic Materials, 2013, 42 : 3582 - 3592
  • [34] Optimized Cu-Sn Wafer-Level Bonding Using Intermetallic Phase Characterization
    Thi-Thuy Luu
    Duan, Ani
    Aasmundtveit, Knut E.
    Hoivik, Nils
    JOURNAL OF ELECTRONIC MATERIALS, 2013, 42 (12) : 3582 - 3592
  • [35] Demonstration and Electrical Performance Investigation of Wafer-Level Cu Oxide Hybrid Bonding Schemes
    Chen, Kuan-Neng
    Xu, Zheng
    Lu, Jian-Qiang
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (08) : 1119 - 1121
  • [36] 300 mm wafer-level hybrid bonding for Cu/interlayer dielectric bonding in vacuum
    Fujino, Masahisa
    Takahashi, Kenji
    Araga, Yuuki
    Kikuchi, Katsuya
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (SB)
  • [37] Systematic characterization of key parameters of hermetic wafer-level Cu-Sn SLID bonding
    van de Wiel, H. J.
    Vardoy, A-S. B.
    Hayes, G.
    Kouters, M. H. M.
    van der Waal, A.
    Erinc, M.
    Lapadatu, A.
    Martinsen, S.
    Taklo, M. M. V.
    Fischer, H. R.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [38] Package-and wafer-level electromigration tests on Al−Cu interconnect with Ti and TiN underlayers
    Young Bae Park
    Dok Won Lee
    Metals and Materials International, 2001, 7 : 493 - 498
  • [39] Application of the surface planer process to Cu pillars and wafer support tape for high-coplanarity wafer-level packaging
    Inoue, Fumihiro
    Phommahaxay, Alain
    Gokita, Yohei
    Moeller, Berthold
    Beyne, Eric
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2022, 119 (5-6): : 3427 - 3435
  • [40] Application of the surface planer process to Cu pillars and wafer support tape for high-coplanarity wafer-level packaging
    Fumihiro Inoue
    Alain Phommahaxay
    Yohei Gokita
    Berthold Möller
    Eric Beyne
    The International Journal of Advanced Manufacturing Technology, 2022, 119 : 3427 - 3435