Optimized Cu-Sn Wafer-Level Bonding Using Intermetallic Phase Characterization

被引:0
|
作者
Thi-Thuy Luu
Ani Duan
Knut E. Aasmundtveit
Nils Hoivik
机构
[1] Vestfold University College,IMST
来源
关键词
Intermetallic formation; SLID bonding; Cu/Sn bonding; Pb-free solder;
D O I
暂无
中图分类号
学科分类号
摘要
The objective of this study is to optimize the Cu/Sn solid–liquid interdiffusion process for wafer-level bonding applications. To optimize the temperature profile of the bonding process, the formation of intermetallic compounds (IMCs) which takes place during the bonding process needs to be well understood and characterized. In this study, a simulation model for the development of IMCs and the unreacted remaining Sn thickness as a function of the bonding temperature profile was developed. With this accurate simulation model, we are able to predict the parameters which are critical for bonding process optimization. The initial characterization focuses on a kinetics model of the Cu3Sn thickness growth and the amount of Sn thickness that reacts with Cu to form IMCs. As-plated Cu/Sn samples were annealed using different temperatures (150°C to 300°C) and durations (0 min to 320 min). The kinetics model is then extracted from the measured thickness of IMCs of the annealed samples.
引用
收藏
页码:3582 / 3592
页数:10
相关论文
共 50 条
  • [1] Optimized Cu-Sn Wafer-Level Bonding Using Intermetallic Phase Characterization
    Thi-Thuy Luu
    Duan, Ani
    Aasmundtveit, Knut E.
    Hoivik, Nils
    JOURNAL OF ELECTRONIC MATERIALS, 2013, 42 (12) : 3582 - 3592
  • [2] Characterization of hermetic wafer-level Cu-Sn SLID bonding
    van de Wiel, H. J.
    Vardoy, A-S. B.
    Hayes, G.
    Fischer, H. R.
    Lapadatu, A.
    Taklo, M. M. V.
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [3] Wafer bonding using Cu-Sn intermetallic bonding layers
    Floetgen, C.
    Pawlak, M.
    Pabo, E.
    van de Wiel, H. J.
    Hayes, G. R.
    Dragoi, V.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2014, 20 (4-5): : 653 - 662
  • [4] Optimization of Cu/Sn wafer-level bonding based upon intermetallic characterization
    Thi-Thuy Luu
    Duan, Ani
    Wang, Kaiying
    Aasmundtveit, Knut E.
    Hoivik, Nils
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [5] Systematic characterization of key parameters of hermetic wafer-level Cu-Sn SLID bonding
    van de Wiel, H. J.
    Vardoy, A-S. B.
    Hayes, G.
    Kouters, M. H. M.
    van der Waal, A.
    Erinc, M.
    Lapadatu, A.
    Martinsen, S.
    Taklo, M. M. V.
    Fischer, H. R.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [6] Development and Characterization of Low Temperature Wafer-Level Vacuum Packaging Using Cu-Sn Bonding and Nanomultilayer Getter
    Kim, Taehyun
    Han, Sangwug
    Lee, Jubum
    Na, Yeeun
    Jung, Joontaek
    Park, Yun Chang
    Oh, Jaesub
    Yang, Chungmo
    Kim, Hee Yeoun
    MICROMACHINES, 2023, 14 (02)
  • [7] Cu/Sn SLID Wafer-level Bonding Optimization
    Thi-Thuy Luu
    Duan, Ani
    Wang, Kaiying
    Aasmundtveit, Knut
    Hoivik, Nils
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1531 - 1537
  • [8] RESIDUAL STRESS IN SILICON CAUSED BY CU-SN WAFER-LEVEL PACKAGING
    Taklo, Maaike. M. V.
    Vardoy, Astrid-Sofie
    De Wolf, Ingrid
    Simons, Veerle
    van de Wiel, H. J.
    van der Waal, Adri
    Lapadatu, Adriana
    Martinsen, Stian
    Wunderle, Bernhard
    PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2013, VOL 1, 2014,
  • [9] High Temperature Pressure Sensor Using Cu-Sn Wafer Level Bonding
    Liu, G. D.
    Gao, C. C.
    Zhang, Y. X.
    Hao, Y. L.
    2015 IEEE SENSORS, 2015, : 1689 - 1692
  • [10] Wafer bonding using Cu–Sn intermetallic bonding layers
    C. Flötgen
    M. Pawlak
    E. Pabo
    H. J. van de Wiel
    G. R. Hayes
    V. Dragoi
    Microsystem Technologies, 2014, 20 : 653 - 662