共 50 条
- [1] Characterization of hermetic wafer-level Cu-Sn SLID bonding [J]. 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
- [2] Optimized Cu-Sn Wafer-Level Bonding Using Intermetallic Phase Characterization [J]. Journal of Electronic Materials, 2013, 42 : 3582 - 3592
- [4] Low Activation Temperature Au/Ti Getter Films for Wafer-Level Vacuum Packaging [J]. SEMICONDUCTOR WAFER BONDING 13: SCIENCE, TECHNOLOGY, AND APPLICATIONS, 2014, 64 (05): : 297 - 304
- [5] RESIDUAL STRESS IN SILICON CAUSED BY CU-SN WAFER-LEVEL PACKAGING [J]. PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2013, VOL 1, 2014,
- [6] Systematic characterization of key parameters of hermetic wafer-level Cu-Sn SLID bonding [J]. 2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
- [9] High Temperature Pressure Sensor Using Cu-Sn Wafer Level Bonding [J]. 2015 IEEE SENSORS, 2015, : 1689 - 1692
- [10] Low temperature bonding process for wafer-level MEMS packaging [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2004, : A19 - A26