共 50 条
- [1] Wafer Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 767 - 772
- [2] Characterization of hermetic wafer-level Cu-Sn SLID bonding 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
- [4] Characterization and reliability study of low temperature hermetic wafer level bonding using In/Sn interlayer and Cu/Ni/Au metallization Journal of Alloys and Compounds, 2009, 485 (1-2): : 444 - 450
- [5] Systematic characterization of key parameters of hermetic wafer-level Cu-Sn SLID bonding 2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
- [7] Wafer-Level Hermetic Package by Low-Temperature Cu/Sn TLP Bonding with Optimized Sn Thickness Journal of Electronic Materials, 2017, 46 : 6111 - 6118
- [8] Cu/Sn SLID Wafer-level Bonding Optimization 2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1531 - 1537