Wafer-Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization

被引:14
|
作者
Yu, Da-Quan [1 ]
Yan, Li Ling [1 ]
Lee, Chengkuo [2 ]
Choi, Won Kyoung [1 ]
Thew, Serene [1 ]
Foo, Chin Keng [1 ]
Lau, John H. [1 ]
机构
[1] Agcy Sci Technol & Res, Inst Microelect, Singapore 117685, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
关键词
Hermeticity; In-Sn; microelectromechanical systems (MEMS); reliability; wafer bonding; wafer-level packaging; SOLDERS;
D O I
10.1109/TCAPT.2009.2016108
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Low-temperature hermetic wafer bonding using In/Sn interlayer and Cu/Ti/Au metallization was investigated for microelectromechanical systems packaging application. In this case, the thin Ti layer was used as a buffer layer to prevent the diffusion between solder interlayer and Cu after deposition and to save more solders for diffusion bonding process. Bonding was performed in a wafer bonder at 180 and 150 degrees C for 20 min with a pressure of 5.5 MPa. It was found that bonding at 180 degrees C voids free seal joints composed of high-temperature intermetallic compounds were obtained with good hermeticity. However, with bonding at 150 degrees C, voids were generated along the seal joint, which caused poor hermeticity compared with that bonded at 180 degrees C. After four types of reliability tests-pressure cooker test, high humidity storage, high-temperature storage, and temperature cycling test-dies bonded at 180 degrees C showed good reliability properties evidenced by hermeticity test and shear tests. Results presented here prove that high-yield and low-temperature hermetic bonding using Sn/In/Cu metallization with thin Ti buffer layer can be achieved.
引用
收藏
页码:926 / 934
页数:9
相关论文
共 50 条
  • [1] Wafer Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization
    Yu, Daquan
    Yan, Liling
    Lee, Chengkuo
    Choi, Won Kyoung
    Thew, Meei Ling
    Foo, Chin Keng
    Lau, John H.
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 767 - 772
  • [2] Characterization of hermetic wafer-level Cu-Sn SLID bonding
    van de Wiel, H. J.
    Vardoy, A-S. B.
    Hayes, G.
    Fischer, H. R.
    Lapadatu, A.
    Taklo, M. M. V.
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [3] Characterization and reliability study of low temperature hermetic wafer level bonding using In/Sn interlayer and Cu/Ni/Au metallization
    Yu, Da-Quan
    Lee, Chengkuo
    Yan, Li Ling
    Thew, Meei Ling
    Lau, John H.
    JOURNAL OF ALLOYS AND COMPOUNDS, 2009, 485 (1-2) : 444 - 450
  • [4] Characterization and reliability study of low temperature hermetic wafer level bonding using In/Sn interlayer and Cu/Ni/Au metallization
    Yu, Da-Quan
    Lee, Chengkuo
    Yan, Li Ling
    Thew, Meei Ling
    Lau, John H.
    Journal of Alloys and Compounds, 2009, 485 (1-2): : 444 - 450
  • [5] Systematic characterization of key parameters of hermetic wafer-level Cu-Sn SLID bonding
    van de Wiel, H. J.
    Vardoy, A-S. B.
    Hayes, G.
    Kouters, M. H. M.
    van der Waal, A.
    Erinc, M.
    Lapadatu, A.
    Martinsen, S.
    Taklo, M. M. V.
    Fischer, H. R.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [6] Wafer-Level Hermetic Package by Low-Temperature Cu/Sn TLP Bonding with Optimized Sn Thickness
    Wu, Zijian
    Cai, Jian
    Wang, Qian
    Wang, Junqiang
    Wang, Dejun
    JOURNAL OF ELECTRONIC MATERIALS, 2017, 46 (10) : 6111 - 6118
  • [7] Wafer-Level Hermetic Package by Low-Temperature Cu/Sn TLP Bonding with Optimized Sn Thickness
    Zijian Wu
    Jian Cai
    Qian Wang
    Junqiang Wang
    Dejun Wang
    Journal of Electronic Materials, 2017, 46 : 6111 - 6118
  • [8] Cu/Sn SLID Wafer-level Bonding Optimization
    Thi-Thuy Luu
    Duan, Ani
    Wang, Kaiying
    Aasmundtveit, Knut
    Hoivik, Nils
    2013 IEEE 63RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2013, : 1531 - 1537
  • [9] Low temperature Sn-rich Au–Sn wafer-level bonding
    方志强
    毛旭
    杨晋玲
    杨富华
    Journal of Semiconductors, 2013, (10) : 165 - 168
  • [10] Low temperature Sn-rich Au–Sn wafer-level bonding
    方志强
    毛旭
    杨晋玲
    杨富华
    Journal of Semiconductors, 2013, 34 (10) : 165 - 168