Wafer-Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization

被引:14
|
作者
Yu, Da-Quan [1 ]
Yan, Li Ling [1 ]
Lee, Chengkuo [2 ]
Choi, Won Kyoung [1 ]
Thew, Serene [1 ]
Foo, Chin Keng [1 ]
Lau, John H. [1 ]
机构
[1] Agcy Sci Technol & Res, Inst Microelect, Singapore 117685, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
关键词
Hermeticity; In-Sn; microelectromechanical systems (MEMS); reliability; wafer bonding; wafer-level packaging; SOLDERS;
D O I
10.1109/TCAPT.2009.2016108
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Low-temperature hermetic wafer bonding using In/Sn interlayer and Cu/Ti/Au metallization was investigated for microelectromechanical systems packaging application. In this case, the thin Ti layer was used as a buffer layer to prevent the diffusion between solder interlayer and Cu after deposition and to save more solders for diffusion bonding process. Bonding was performed in a wafer bonder at 180 and 150 degrees C for 20 min with a pressure of 5.5 MPa. It was found that bonding at 180 degrees C voids free seal joints composed of high-temperature intermetallic compounds were obtained with good hermeticity. However, with bonding at 150 degrees C, voids were generated along the seal joint, which caused poor hermeticity compared with that bonded at 180 degrees C. After four types of reliability tests-pressure cooker test, high humidity storage, high-temperature storage, and temperature cycling test-dies bonded at 180 degrees C showed good reliability properties evidenced by hermeticity test and shear tests. Results presented here prove that high-yield and low-temperature hermetic bonding using Sn/In/Cu metallization with thin Ti buffer layer can be achieved.
引用
收藏
页码:926 / 934
页数:9
相关论文
共 50 条
  • [31] Development and Characterization of Low Temperature Wafer-Level Vacuum Packaging Using Cu-Sn Bonding and Nanomultilayer Getter
    Kim, Taehyun
    Han, Sangwug
    Lee, Jubum
    Na, Yeeun
    Jung, Joontaek
    Park, Yun Chang
    Oh, Jaesub
    Yang, Chungmo
    Kim, Hee Yeoun
    MICROMACHINES, 2023, 14 (02)
  • [32] Low-Temperature Al-Al Thermocompression Bonding with Sn Oxidation Protect Layer for Wafer-Level Hermetic Sealing
    Satoh, Shiro
    Fukushi, Hideyuki
    Esashi, Masayoshi
    Tanaka, Shuji
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2017, 100 (08) : 43 - 50
  • [33] Asymmetric Wafer-Level Polyimide and Cu/Sn Hybrid Bonding for 3-D Heterogeneous Integration
    Lu, Cheng-Hsien
    Jhu, Shu-Yan
    Chen, Chiao-Pei
    Tsai, Bin-Ling
    Chen, Kuan-Neng
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 3073 - 3079
  • [34] A Wafer-Level Sn-Rich Au-Sn Bonding Technique and Its Application in Surface Plasmon Resonance Sensors
    Mao Xu
    Lv Xing-Dong
    Wei Wei-Wei
    Zhang Zhe
    Yang Jin-Ling
    Qi Zhi-Mei
    Yang Fu-Hua
    CHINESE PHYSICS LETTERS, 2014, 31 (05)
  • [35] Effect of bonding temperature on hermetic seal and mechanical support of wafer-level Cu-to-Cu thermo-compression bonding for 3D integration
    J. Fan
    D. F. Lim
    L. Peng
    K. H. Li
    C. S. Tan
    Microsystem Technologies, 2013, 19 : 661 - 667
  • [36] The Role of Ni Buffer Layer between InSn Solder and Cu Metallization for Hermetic Wafer Bonding
    Yu, Daquan
    Lee, Chengkuo
    Lau, John H.
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 171 - 174
  • [37] Wafer level hermetic bonding and packaging using recrystallized parylene
    Maharshi, Vikram
    Ahmad, Imran
    Agarwal, Ajay
    Mitra, Bhaskar
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2023, 33 (01)
  • [38] Wafer-Level Cu/Sn to Cu/Sn SLID-Bonded Interconnects With Increased Strength
    Liu, He
    Salomonsen, Guttorm
    Wang, Kaiying
    Aasmundtveit, Knut E.
    Hoivik, Nils
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (09): : 1350 - 1358
  • [39] Effect of bonding temperature on hermetic seal and mechanical support of wafer-level Cu-to-Cu thermo-compression bonding for 3D integration
    Fan, J.
    Lim, D. F.
    Peng, L.
    Li, K. H.
    Tan, C. S.
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2013, 19 (05): : 661 - 667
  • [40] Metal-Assisted Hermetic Wafer-Level Packaging
    Chagnon, Dany
    Isik, Dilek
    Levesque, Pierre
    Lewis, Francois
    Caza, Marie-Eve
    Le, Xuan Than
    Poirier, Jean-Sebastien
    Michel, Damien
    Larger, Ronan
    Moutanabbir, Oussama
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 60 - 60