Wafer-Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization

被引:14
|
作者
Yu, Da-Quan [1 ]
Yan, Li Ling [1 ]
Lee, Chengkuo [2 ]
Choi, Won Kyoung [1 ]
Thew, Serene [1 ]
Foo, Chin Keng [1 ]
Lau, John H. [1 ]
机构
[1] Agcy Sci Technol & Res, Inst Microelect, Singapore 117685, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
关键词
Hermeticity; In-Sn; microelectromechanical systems (MEMS); reliability; wafer bonding; wafer-level packaging; SOLDERS;
D O I
10.1109/TCAPT.2009.2016108
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Low-temperature hermetic wafer bonding using In/Sn interlayer and Cu/Ti/Au metallization was investigated for microelectromechanical systems packaging application. In this case, the thin Ti layer was used as a buffer layer to prevent the diffusion between solder interlayer and Cu after deposition and to save more solders for diffusion bonding process. Bonding was performed in a wafer bonder at 180 and 150 degrees C for 20 min with a pressure of 5.5 MPa. It was found that bonding at 180 degrees C voids free seal joints composed of high-temperature intermetallic compounds were obtained with good hermeticity. However, with bonding at 150 degrees C, voids were generated along the seal joint, which caused poor hermeticity compared with that bonded at 180 degrees C. After four types of reliability tests-pressure cooker test, high humidity storage, high-temperature storage, and temperature cycling test-dies bonded at 180 degrees C showed good reliability properties evidenced by hermeticity test and shear tests. Results presented here prove that high-yield and low-temperature hermetic bonding using Sn/In/Cu metallization with thin Ti buffer layer can be achieved.
引用
收藏
页码:926 / 934
页数:9
相关论文
共 50 条
  • [41] Wafer-level vacuum/hermetic packaging technologies for MEMS
    Lee, Sang-Hyun
    Mitchell, Jay
    Welch, Warren
    Lee, Sangwoo
    Najafi, Khalil
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES IX, 2010, 7592
  • [42] A novel wafer-level hermetic packaging for MEMS devices
    Tsou, Chingfu
    Li, Hungchung
    Chang, Hsing-Cheng
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (04): : 616 - 621
  • [43] A wafer-level hermetic encapsulation for MEMS manufacture application
    Liang, Zhi-Hao
    Cheng, Yu-Ting
    Hsu, Wensyang
    Lee, Yuh-Wen
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (03): : 513 - 519
  • [44] Application of Au-Sn eutectic bonding in hermetic radio-frequency microelectromechanical system wafer level packaging
    Qian Wang
    Sung-Hoon Choa
    Woonbae Kim
    Junsik Hwang
    Sukjin Ham
    Changyoul Moon
    Journal of Electronic Materials, 2006, 35 : 425 - 432
  • [45] Die and wafer-level hermetic sealing for MEMS applications
    Fasoro, Abiodun A.
    Pandojirao-S, Praveen
    Popa, Dan O.
    Stephanou, Harry E.
    Agonafer, Dereje A.
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 67 - 72
  • [46] Application of Au-Sn eutectic bonding in hermetic radio-frequency microelectromechanical system wafer level packaging
    Wang, Q
    Choa, SH
    Kim, W
    Hwang, J
    Ham, S
    Moon, C
    JOURNAL OF ELECTRONIC MATERIALS, 2006, 35 (03) : 425 - 432
  • [47] WAFER-LEVEL HERMETIC PACKAGING TECHNOLOGY FOR MEMS USING ANODICALLY-BONDABLE LTCC WAFER
    Tanaka, Shuji
    Matsuzaki, Sakae
    Mohri, Mamoru
    Okada, Atsushi
    Fukushi, Hideyuki
    Esashi, Masayoshi
    2011 IEEE 24TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2011, : 376 - 379
  • [48] Role of thin Sn layer for low temperature Al-Al thermo-compression bonding of wafer-level hermetic sealing
    Satoh S.
    Fukushi H.
    Esashi M.
    Tanaka S.
    IEEJ Transactions on Sensors and Micromachines, 2017, 137 (12) : 432 - 437
  • [49] Role of Thin Sn Layer for Low Temperature Al-Al Thermo-compression Bonding of Wafer-Level Hermetic Sealing
    Satoh, Shiro
    Fukushi, Hideyuki
    Esashi, Masayoshi
    Tanaka, Shuji
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2018, 101 (05) : 33 - 40
  • [50] Wafer-level 3D interconnects via Cu bonding
    Morrow, P
    Kobrinsky, MJ
    Ramanathan, S
    Park, CM
    Harmes, M
    Ramachandrarao, V
    Park, HM
    Kloster, G
    List, S
    Kim, S
    ADVANCED METALLIZATION CONFERENCE 2004 (AMC 2004), 2004, : 125 - 130