Wafer-Level Hermetic Bonding Using Sn/In and Cu/Ti/Au Metallization

被引:14
|
作者
Yu, Da-Quan [1 ]
Yan, Li Ling [1 ]
Lee, Chengkuo [2 ]
Choi, Won Kyoung [1 ]
Thew, Serene [1 ]
Foo, Chin Keng [1 ]
Lau, John H. [1 ]
机构
[1] Agcy Sci Technol & Res, Inst Microelect, Singapore 117685, Singapore
[2] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 117576, Singapore
关键词
Hermeticity; In-Sn; microelectromechanical systems (MEMS); reliability; wafer bonding; wafer-level packaging; SOLDERS;
D O I
10.1109/TCAPT.2009.2016108
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Low-temperature hermetic wafer bonding using In/Sn interlayer and Cu/Ti/Au metallization was investigated for microelectromechanical systems packaging application. In this case, the thin Ti layer was used as a buffer layer to prevent the diffusion between solder interlayer and Cu after deposition and to save more solders for diffusion bonding process. Bonding was performed in a wafer bonder at 180 and 150 degrees C for 20 min with a pressure of 5.5 MPa. It was found that bonding at 180 degrees C voids free seal joints composed of high-temperature intermetallic compounds were obtained with good hermeticity. However, with bonding at 150 degrees C, voids were generated along the seal joint, which caused poor hermeticity compared with that bonded at 180 degrees C. After four types of reliability tests-pressure cooker test, high humidity storage, high-temperature storage, and temperature cycling test-dies bonded at 180 degrees C showed good reliability properties evidenced by hermeticity test and shear tests. Results presented here prove that high-yield and low-temperature hermetic bonding using Sn/In/Cu metallization with thin Ti buffer layer can be achieved.
引用
收藏
页码:926 / 934
页数:9
相关论文
共 50 条
  • [11] Low temperature Sn-rich Au-Sn wafer-level bonding
    Fang Zhiqiang
    Mao Xu
    Yang Jinling
    Yang Fuhua
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (10)
  • [12] Optimized Cu-Sn Wafer-Level Bonding Using Intermetallic Phase Characterization
    Thi-Thuy Luu
    Ani Duan
    Knut E. Aasmundtveit
    Nils Hoivik
    Journal of Electronic Materials, 2013, 42 : 3582 - 3592
  • [13] Optimized Cu-Sn Wafer-Level Bonding Using Intermetallic Phase Characterization
    Thi-Thuy Luu
    Duan, Ani
    Aasmundtveit, Knut E.
    Hoivik, Nils
    JOURNAL OF ELECTRONIC MATERIALS, 2013, 42 (12) : 3582 - 3592
  • [14] Reliability of hermetic RF MEMS wafer level packaging using Au-Sn eutectic bonding
    Wang, Qian
    Choa, Sung-Hoon
    Kim, WoonBae
    Hwang, Junsik
    Ham, Sukjin
    Moon, Changyoul
    EXPERIMENTAL MECHANICS IN NANO AND BIOTECHNOLOGY, PTS 1 AND 2, 2006, 326-328 : 609 - 612
  • [15] Utilizing Co as a contact metallization for wafer-level Cu-Sn-In SLID bonding used in MEMS and MOEMS packaging
    Emadi, Fahimeh
    Vuorinen, Vesa
    Paulasto-Krockel, Mervi
    2022 IEEE 9TH ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, ESTC, 2022, : 359 - 363
  • [16] The role of Ni buffer layer on high yield low temperature hermetic wafer bonding using In/Sn/Cu metallization
    Yu, Da-Quan
    Lee, Chengkuo
    Yan, Li Ling
    Choi, Won Kyoung
    Yu, Aibin
    Lau, John H.
    APPLIED PHYSICS LETTERS, 2009, 94 (03)
  • [17] Optimization of Cu/Sn wafer-level bonding based upon intermetallic characterization
    Thi-Thuy Luu
    Duan, Ani
    Wang, Kaiying
    Aasmundtveit, Knut E.
    Hoivik, Nils
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [18] Wafer-level Cu-Cu bonding technology
    Tang, Ya-Sheng
    Chang, Yao-Jen
    Chen, Kuan-Neng
    MICROELECTRONICS RELIABILITY, 2012, 52 (02) : 312 - 320
  • [19] Low Temperature Cu-to-Cu Bonding for Wafer-Level Hermetic Encapsulation of 3D Microsystems
    Fan, J.
    Lim, D. F.
    Peng, L.
    Li, K. H.
    Tan, C. S.
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2011, 14 (11) : H470 - H474
  • [20] Application of Au-Sn eutectic bonding in hermetic RF MEMS wafer level packaging
    Kim, W
    Wang, Q
    Jung, KD
    Hwang, JS
    Moon, C
    9TH INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, 2004 PROCEEDINGS, 2004, : 215 - 219