Post-Silicon Platform for the Functional Diagnosis and Debug of Networks-on-Chip

被引:12
|
作者
Abdel-Khalek, Rawan [1 ]
Bertacco, Valeria [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
基金
美国国家科学基金会;
关键词
Verification; Networks-on-chip; post-silicon validation; functional correctness; performance monitoring make; VALIDATION;
D O I
10.1145/2567936
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing number of units in today's systems-on-chip andmulticore processors has led to complex intrachip communication solutions. Specifically, Networks-on-Chip (NoCs) have emerged as a favorable fabric to provide high bandwidth and low latency in connecting many units in a same chip. To achieve these goals, the NoC often includes complex components and advanced features, leading to the development of large and highly complex interconnect subsystems. One of the biggest challenges in these designs is to ensure the correct functionality of this communication infrastructure. To support this goal, an increasing fraction of the validation effort has shifted to post-silicon validation, because it permits exercising network activities that are too complex to be validated in pre-silicon. However, post-silicon validation is hindered by the lack of observability of the network's internal operations and thus, diagnosing functional errors during this phase is very difficult. In this work, we propose a post-silicon validation platform that improves observability of network operations by taking periodic snapshots of the traffic traversing the network. Each node's local cache is configured to temporarily store the snapshot logs in a designated area reserved for post-silicon validation and relinquished after product release. Each snapshot log is analyzed locally by a software algorithm running on its corresponding core, in order to detect functional errors. Upon error detection, all snapshot logs are aggregated at a central location to extract additional debug data, including an overview of network traffic surrounding the error event, as well as a partial reconstruction of the routes followed by packets in flight at the time. In our experiments, we found that this approach allows us to detect several types of functional errors, as well as observe, on average, over 50% of the network's traffic and reconstruct at least half of each of their routes through the network.
引用
收藏
页数:25
相关论文
共 50 条
  • [31] Multi-Mode Trace Signal Selection for Post-Silicon Debug
    Li, Min
    Davoodi, Azadeh
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 640 - 645
  • [32] Infrared ray emission (IREM) based post-silicon power debug flows developed for chip power performance
    Chen, Yuan-Chuan Steven
    Lu, Daniel
    Bockelman, Dan
    Ma, Matthew
    Wan, Ifar
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 639 - +
  • [33] Progressive-BackSpace: Efficient Predecessor Computation for Post-Silicon Debug
    Kuan, Johnny J. W.
    Aamodt, Tor M.
    PROCEEDINGS OF THE 13TH INTERNATIONAL WORKSHOP ON MICROPROCESSOR TEST AND VERIFICATION (MTV 2012), 2012, : 70 - 75
  • [34] Enhancing Post-silicon Processor Debug with Incremental Cache State Dumping
    Panda, Preeti Ranjan
    Vishnoi, Anant
    Balakrishnan, M.
    PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 55 - 60
  • [35] Formal-Analysis-Based Trace Computation for Post-Silicon Debug
    Gort, Marcel
    De Paula, Flavio M.
    Kuan, Johnny J. W.
    Aamodt, Tor M.
    Hu, Alan J.
    Wilton, Steven J. E.
    Yang, Jin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (11) : 1997 - 2010
  • [36] A Formal Perspective on Effective Post-silicon Debug and Trace Signal Selection
    Kumar, Binod
    Basu, Kanad
    Jindal, Ankit
    Pandey, Brajesh
    Fujita, Masahiro
    VLSI DESIGN AND TEST, 2017, 711 : 753 - 766
  • [37] Layout-aware Selection of Trace Signals for Post-Silicon Debug
    Thakyal, Prateek
    Mishra, Prabhat
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 327 - 332
  • [38] Tutorial: Post-Silicon Validation and Diagnosis
    Basu, Kanad
    Kundu, Subhadip
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 9 - 10
  • [39] A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug
    Li, Min
    Davoodi, Azadeh
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 485 - 490
  • [40] Trace Buffer Attack: Security versus Observability Study in Post-Silicon Debug
    Huang, Yuanwen
    Chattopadhyay, Anupam
    Mishra, Prabhat
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 355 - 360