Post-Silicon Platform for the Functional Diagnosis and Debug of Networks-on-Chip

被引:12
|
作者
Abdel-Khalek, Rawan [1 ]
Bertacco, Valeria [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
基金
美国国家科学基金会;
关键词
Verification; Networks-on-chip; post-silicon validation; functional correctness; performance monitoring make; VALIDATION;
D O I
10.1145/2567936
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing number of units in today's systems-on-chip andmulticore processors has led to complex intrachip communication solutions. Specifically, Networks-on-Chip (NoCs) have emerged as a favorable fabric to provide high bandwidth and low latency in connecting many units in a same chip. To achieve these goals, the NoC often includes complex components and advanced features, leading to the development of large and highly complex interconnect subsystems. One of the biggest challenges in these designs is to ensure the correct functionality of this communication infrastructure. To support this goal, an increasing fraction of the validation effort has shifted to post-silicon validation, because it permits exercising network activities that are too complex to be validated in pre-silicon. However, post-silicon validation is hindered by the lack of observability of the network's internal operations and thus, diagnosing functional errors during this phase is very difficult. In this work, we propose a post-silicon validation platform that improves observability of network operations by taking periodic snapshots of the traffic traversing the network. Each node's local cache is configured to temporarily store the snapshot logs in a designated area reserved for post-silicon validation and relinquished after product release. Each snapshot log is analyzed locally by a software algorithm running on its corresponding core, in order to detect functional errors. Upon error detection, all snapshot logs are aggregated at a central location to extract additional debug data, including an overview of network traffic surrounding the error event, as well as a partial reconstruction of the routes followed by packets in flight at the time. In our experiments, we found that this approach allows us to detect several types of functional errors, as well as observe, on average, over 50% of the network's traffic and reconstruct at least half of each of their routes through the network.
引用
收藏
页数:25
相关论文
共 50 条
  • [21] A Communication-Centric Observability Selection for Post-Silicon System-on-Chip Integration Debug
    Cao, Yuting
    Zheng, Hao
    Ray, Sandip
    2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2018,
  • [22] A Trace Signal Selection Algorithm for Improved Post-Silicon Debug
    Kumar, Binod
    Jindal, Ankit
    Singh, Virendra
    PROCEEDINGS OF 2016 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2016,
  • [23] QED Post-Silicon Validation and Debug: Frequently Asked Questions
    Lin, David
    Mitra, Subhasish
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 478 - 482
  • [24] A debug scheme to improve the error identification in post-silicon validation
    Choi, Inhyuk
    Jung, Won
    Oh, Hyunggoy
    Kang, Sungho
    PLOS ONE, 2018, 13 (09):
  • [25] Efficient Selection of Trace and Scan Signals for Post-Silicon Debug
    Rahmani, Kamran
    Proch, Sudhi
    Mishra, Prabhat
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 313 - 323
  • [26] A New Post-Silicon Debug Approach Based on Suspect Window
    Gao, Jianliang
    Han, Yinhe
    Li, Xiaowei
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 85 - 90
  • [27] A Novel Post-Silicon Debug Mechanism Based on Suspect Window
    Jianliang Gao
    Yinhe Han
    Xiaowei Li
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (05): : 1175 - 1185
  • [28] Application Level Hardware Tracing for Scaling Post-Silicon Debug
    Pal, Debjit
    Sharma, Abhishek
    Ray, Sandip
    de Paula, Flavio M.
    Vasudevan, Shobha
    2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2018,
  • [29] Reconfigurable Silicon Photonic Networks-on-Chip
    Dong, Po
    2015 OPTO-ELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC), 2015,
  • [30] Enabling Efficient Post-Silicon Debug by Clustering of Hardware-Assertions
    Neishaburi, M. H.
    Zilic, Zeljko
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 985 - 988