Post-Silicon Platform for the Functional Diagnosis and Debug of Networks-on-Chip

被引:12
|
作者
Abdel-Khalek, Rawan [1 ]
Bertacco, Valeria [1 ]
机构
[1] Univ Michigan, Ann Arbor, MI 48109 USA
基金
美国国家科学基金会;
关键词
Verification; Networks-on-chip; post-silicon validation; functional correctness; performance monitoring make; VALIDATION;
D O I
10.1145/2567936
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The increasing number of units in today's systems-on-chip andmulticore processors has led to complex intrachip communication solutions. Specifically, Networks-on-Chip (NoCs) have emerged as a favorable fabric to provide high bandwidth and low latency in connecting many units in a same chip. To achieve these goals, the NoC often includes complex components and advanced features, leading to the development of large and highly complex interconnect subsystems. One of the biggest challenges in these designs is to ensure the correct functionality of this communication infrastructure. To support this goal, an increasing fraction of the validation effort has shifted to post-silicon validation, because it permits exercising network activities that are too complex to be validated in pre-silicon. However, post-silicon validation is hindered by the lack of observability of the network's internal operations and thus, diagnosing functional errors during this phase is very difficult. In this work, we propose a post-silicon validation platform that improves observability of network operations by taking periodic snapshots of the traffic traversing the network. Each node's local cache is configured to temporarily store the snapshot logs in a designated area reserved for post-silicon validation and relinquished after product release. Each snapshot log is analyzed locally by a software algorithm running on its corresponding core, in order to detect functional errors. Upon error detection, all snapshot logs are aggregated at a central location to extract additional debug data, including an overview of network traffic surrounding the error event, as well as a partial reconstruction of the routes followed by packets in flight at the time. In our experiments, we found that this approach allows us to detect several types of functional errors, as well as observe, on average, over 50% of the network's traffic and reconstruct at least half of each of their routes through the network.
引用
收藏
页数:25
相关论文
共 50 条
  • [41] Post-silicon design methodology on chip power characterization, validation, and debug applied on high performance per watt microprocessor
    Chen, Yuan-Chuan Steven
    Lu, Daniel
    Yuan, Gang
    2007 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 152 - +
  • [42] A Post-silicon Debug Support Using High-level Design Description
    Lee, Yeonbok
    Nishihara, Tasuku
    Matsumoto, Takeshi
    Fujita, Masahiro
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 137 - +
  • [43] Cluster Restoration-Based Trace Signal Selection for Post-Silicon Debug
    Cheng, Yun
    Li, Huawei
    Wang, Ying
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 38 (04) : 767 - 779
  • [44] Combinational Hybrid Signal Selection With Updated Reachability Lists for Post-Silicon Debug
    Beigmohammadi, Siamack
    Alizadeh, Bijan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (01) : 272 - 276
  • [45] A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug
    Li, Min
    Davoodi, Azadeh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (07) : 1081 - 1094
  • [46] Satisfiability-Based Analysis of Failing Traces During Post-Silicon Debug
    Vali, Amin
    Nicolici, Nicola
    2015 IEEE 24TH NORTH ATLANTIC TEST WORKSHOP (NATW), 2015, : 17 - 22
  • [47] Embedded Debug Architecture for Bypassing Blocking Bugs During Post-Silicon Validation
    Daoud, Ehab Anis
    Nicolici, Nicola
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (04) : 559 - 570
  • [48] Combinational Trace Signal Selection with Improved State Restoration for Post-Silicon Debug
    BeigMohammadi, Siamack
    Alizadeh, Bijan
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 1369 - 1374
  • [49] On Trace Buffer Reuse-Based Trigger Generation in Post-Silicon Debug
    Cheng, Yun
    Li, Huawei
    Wang, Ying
    Shen, Haihua
    Liu, Bo
    Li, Xiaowei
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2166 - 2179
  • [50] On-Chip Stimuli Generation for Post-Silicon Validation
    Nicolici, Nicola
    2012 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2012, : 108 - 109