SoC leakage power reduction algorithm by input vector control

被引:0
|
作者
Chang, Xiaotao [1 ]
Fan, Dongrui [1 ]
Han, Yinhe [1 ]
Zhang, Zhimin [1 ]
机构
[1] Chinese Acad Sci, Inst Comp Technol, Beijing 100080, Peoples R China
关键词
leakage power; input vector control; low power design; gate-level simulator; SoC;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Input vector control is an effective method to reduce leakage power when a circuit enters sleep mode. It seeks to find a vector that minimizes leakage power to be statically applied to the primary inputs of a circuit. This paper presents a fast algorithm to search the input vector which can lead to the minimal leakage power. In order to accelerate the evaluation procedure, the circuit under simulation is reduced by circuit partition based on the signal probability model first. Then, a searching algorithm based on sub-circuit is used to find the target input vector. Experimental results on large combinational circuits of ISCAS85 benchmark and a real general-purpose SoC show this algorithm can accelerate calculation over three times with acceptable accuracy (error about 0.14%).
引用
收藏
页码:86 / 89
页数:4
相关论文
共 50 条
  • [41] A low power SoC bus with low-leakage and lowswing technique
    Oh, Kwang-Il
    Cho, Seunghyun
    Kim, Lee-Sup
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1019 - +
  • [42] Direct Power Vector Control for PWM Rectifier Based on LQR Algorithm
    Zhao, Zhangfei
    Han, Yaofei
    Fan, Xiaohong
    ELECTRICAL INFORMATION AND MECHATRONICS AND APPLICATIONS, PTS 1 AND 2, 2012, 143-144 : 144 - +
  • [43] A meta-heuristic search-based input vector control approach to co-optimize NBTI effect, PBTI effect, and leakage power simultaneously
    Bhattacharjee, Abhishek
    Das, Apangshu
    Sahu, Dheeraj Kumar
    Pradhan, Sambhu Nath
    Das, Kaushik
    MICROELECTRONICS RELIABILITY, 2023, 144
  • [44] Cell-Based Leakage Power Reduction Priority (CBLPRP) Optimization Methodology for Designing SOC Applications Using MTCMOS Technique
    Huang, Henry X. F.
    Shen, Steven R. S.
    Kuos, James B.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION, AND SIMULATION, 2011, 6951 : 143 - 151
  • [45] A genetic algorithm based input state assignment technique for leakage power minimization during combinational logic synthesis
    Chaudhury, Saurabh
    Prusty, Ansuman
    Chattopadhyay, Santanu
    ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 503 - +
  • [46] Activity packing in FPGAs for leakage power reduction
    Hassan, H
    Anis, M
    El Daher, A
    Elmasry, M
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 212 - 217
  • [47] FELERION: a new approach for leakage power reduction
    Anjana R
    Ajay Somkuwar
    Journal of Semiconductors, 2014, 35 (12) : 61 - 65
  • [48] FELERION: a new approach for leakage power reduction
    Anjana, R.
    Somkuwar, Ajay
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (12)
  • [49] FELERION: a new approach for leakage power reduction
    Anjana R
    Ajay Somkuwar
    Journal of Semiconductors, 2014, (12) : 61 - 65
  • [50] Leakage power modeling and reduction with data retention
    Liao, WP
    Basile, JM
    He, L
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 714 - 719