共 50 条
- [41] A NOVEL TRACE-PIPELINED BINARY ARITHMETIC CODER ARCHITECTURE FOR JPEG2000 SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 243 - 248
- [42] Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 185 - 192
- [43] High speed VLSI architecture for bit plane encoder of JPEG2000 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 233 - 236
- [44] Efficient VLSI architecture for buffer used in EBCOT of JPEG2000 encoder 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4361 - 4364
- [45] VLSI architecture of EBCOT Tier-2 encoder for JPEG2000 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 225 - 228
- [46] High-speed memory-saving architecture for the embedded block coding in JPEG2000 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 133 - 136
- [48] Analysis and architecture design for memory efficient parallel Embedded Block Coding architecture in JPEG 2000 2006 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-13, 2006, : 3415 - 3418
- [50] High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000 EURASIP Journal on Advances in Signal Processing, 2006