Pass-Parallel VLSI Architecture of BPC for Embedded Block Coder in JPEG2000

被引:0
|
作者
Gavvala, Ramulu [1 ]
Chandra, S. Sharath [2 ]
Gopal, M. Madana [1 ]
Rao, S. Srinivasa [1 ]
机构
[1] ATRI, Dept ECE, Hyderabad, Andhra Pradesh, India
[2] BIET, Dept ECE, Hyderabad, Andhra Pradesh, India
关键词
EBCOT; BPC; MQ; CB; context; Decision; FPGA; IMAGE COMPRESSION; HIGH-SPEED; ENCODER; EBCOT; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
the embedded block coding with optimized truncation (EBCOT) is a key algorithm in JPEG 2000 image compression international standard. Various applications, such as medical imaging, multispectral imaging such as remotely sensed imagery, satellite imagery, mobile multimedia communication, 3G cellular telephony, client-server networking, e-commerce, digital cinema, and others, require high speed, high performance EBCOT architecture. EBCOT encoder consist Tier-1 (block coder) and Tier-2 coding. The block coder is further partitioned into bit plane coder (BPC) and matrix quantizer (MQ) coder. The input to BPC is quantized DWT coefficients, which are stored in code block (CB) memory. BPC produces a context and decision (CXD) pair for each bit in the CB memory. The MQ coder processes these pairs and produces a compressed bit stream. Finally, as per the user's requirement, Tier-2 organizes this bit stream and generates compressed data. Though efficient EBCOT architectures have been proposed, throughput is low. To solve this problem, we used concurrent context generation. Therefore, all samples encoded in a stripe-column concurrently. As a consequence, high throughput is attained. The entire design of BPC encoder is tested on Virtex-5 XC5VLX50-1ff676 Xilinx Field Programmable Gate Array (FPGA) platform using Verilog-HDL. This BPC architecture design can operate at 91.152MHz speed.
引用
收藏
页码:111 / 117
页数:7
相关论文
共 50 条
  • [41] A NOVEL TRACE-PIPELINED BINARY ARITHMETIC CODER ARCHITECTURE FOR JPEG2000
    Rhu, Minsoo
    Park, In-Cheol
    SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 243 - 248
  • [42] Statistically optimized VLSI architecture for buffer for EBCOT in JPEG2000 encoder
    Gupta, AK
    Nooshabadi, S
    Montiel-Nelson, J
    VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 185 - 192
  • [43] High speed VLSI architecture for bit plane encoder of JPEG2000
    Gupta, AK
    Taubman, D
    Nooshabadi, S
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2004, : 233 - 236
  • [44] Efficient VLSI architecture for buffer used in EBCOT of JPEG2000 encoder
    Gupta, AK
    Nooshabadi, S
    Taubman, D
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 4361 - 4364
  • [45] VLSI architecture of EBCOT Tier-2 encoder for JPEG2000
    Liu, L
    Wang, ZH
    Chen, N
    Zhang, L
    2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 225 - 228
  • [46] High-speed memory-saving architecture for the embedded block coding in JPEG2000
    Hsiao, YT
    Lin, HD
    Lee, KB
    Jen, CW
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 133 - 136
  • [47] A 158 MS/s JPEG 2000 codec with a bit-plane and pass parallel embedded block coder for low delay image transmission
    Miyama, Masayuki
    Inoie, Yuusuke
    Kasuga, Takafurni
    Inada, Ryouichi
    Nakao, Masashi
    Matsuda, Yoshio
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (08) : 2025 - 2034
  • [48] Analysis and architecture design for memory efficient parallel Embedded Block Coding architecture in JPEG 2000
    Chen, Lien-Fei
    Huang, Tai-Lun
    Chou, Tzau-Min
    Lai, Yeong-Kang
    2006 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-13, 2006, : 3415 - 3418
  • [49] High efficiency EBCOT with parallel coding architecture for JPEG2000
    Chiang, Jen-Shiun
    Chang, Chun-Hau
    Hsieh, Chang-Yo
    Hsia, Chih-Hsien
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2006, 2006 (1)
  • [50] High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000
    Jen-Shiun Chiang
    Chun-Hau Chang
    Chang-Yo Hsieh
    Chih-Hsien Hsia
    EURASIP Journal on Advances in Signal Processing, 2006