共 50 条
- [1] A New Pipelined Architecture for JPEG2000 MQ-Coder [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL II, 2012, : 832 - 838
- [2] Novel architecture for the JPEG2000 block coder [J]. JOURNAL OF ELECTRONIC IMAGING, 2004, 13 (04) : 897 - 906
- [3] A novel architecture of arithmetic coder in JPEG2000 based on parallel symbol encoding [J]. INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 303 - 308
- [4] A high-performance architecture of arithmetic coder in JPEG2000 [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXP (ICME), VOLS 1-3, 2004, : 1431 - 1434
- [5] Novel efficient architecture for JPEG2000 entropy coder [J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 818 - 829
- [6] A DUAL SYMBOL ARITHMETIC CODER ARCHITECTURE WITH REDUCED MEMORY FOR JPEG2000 [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 513 - 516
- [7] Improved throughput arithmetic coder for JPEG2000 [J]. ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2817 - 2820
- [8] ARCHITECTURE DESIGN OF A HIGH-PERFORMANCE DUAL-SYMBOL BINARY ARITHMETIC CODER FOR JPEG2000 [J]. 2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 2665 - 2668
- [9] VLSI Architecture for MQ coder in JPEG2000 [J]. 2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 106 - 110
- [10] HIGHLY EFFICIENT, LOW COMPLEXITY ARITHMETIC CODER FOR JPEG2000 [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2014, : 5601 - 5605