A NOVEL TRACE-PIPELINED BINARY ARITHMETIC CODER ARCHITECTURE FOR JPEG2000

被引:0
|
作者
Rhu, Minsoo [1 ]
Park, In-Cheol [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Taejon, South Korea
关键词
EBCOT; JPEG2000; VLSI architecture; arithmetic coding; trace scheduling; EBCOT; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Embedded block coding with optimized truncation (EBCOT) employed in the JPEG2000 standard accounts for the majority of the processing time, because the EBCOT is full of bit operations that cannot be implemented efficiently in software. The block coder consists of a bit-plane coder (BPC) followed by a binary arithmetic coder (BAC), where the most up-to-date BPC architectures are capable of producing symbols at a much higher rate than the conventional BACs can handle. This paper proposes a novel pipelined BAC architecture that can encode input symbols at a much higher rate than the conventional BAC architectures. The proposed architecture can significantly reduce the critical path delay and can achieve a throughput of 400 M symbols/sec. The critical path delay synthesized with 0.18-mu m CMOS technology is 2.42 ns, which is almost half of the delay taken in conventional BAC architectures.
引用
收藏
页码:243 / 248
页数:6
相关论文
共 50 条
  • [1] A New Pipelined Architecture for JPEG2000 MQ-Coder
    Ahmadvand, M.
    Ezhdehakosh, A.
    [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL II, 2012, : 832 - 838
  • [2] Novel architecture for the JPEG2000 block coder
    Freeman, D
    Knowles, G
    [J]. JOURNAL OF ELECTRONIC IMAGING, 2004, 13 (04) : 897 - 906
  • [3] A novel architecture of arithmetic coder in JPEG2000 based on parallel symbol encoding
    Pastuszak, G
    [J]. INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 303 - 308
  • [4] A high-performance architecture of arithmetic coder in JPEG2000
    Pastuszak, G
    [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXP (ICME), VOLS 1-3, 2004, : 1431 - 1434
  • [5] Novel efficient architecture for JPEG2000 entropy coder
    Fatemi, O
    Asadzadeh, P
    [J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 818 - 829
  • [6] A DUAL SYMBOL ARITHMETIC CODER ARCHITECTURE WITH REDUCED MEMORY FOR JPEG2000
    Liu, Kai
    Li, YunSong
    [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 513 - 516
  • [7] Improved throughput arithmetic coder for JPEG2000
    Dyer, M
    Taubman, D
    Nooshabadi, S
    [J]. ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2817 - 2820
  • [8] ARCHITECTURE DESIGN OF A HIGH-PERFORMANCE DUAL-SYMBOL BINARY ARITHMETIC CODER FOR JPEG2000
    Rhu, Minsoo
    Park, In-Cheol
    [J]. 2009 16TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-6, 2009, : 2665 - 2668
  • [9] VLSI Architecture for MQ coder in JPEG2000
    Ramulu, G.
    Kumar, A. T. Rajesh
    Rao, A. Sarveswara
    Chandra, S. Sharath
    Gopal, M. Madana
    [J]. 2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 106 - 110
  • [10] HIGHLY EFFICIENT, LOW COMPLEXITY ARITHMETIC CODER FOR JPEG2000
    Auli-Llinas, Francesc
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2014, : 5601 - 5605