共 50 条
- [1] Novel architecture for the JPEG2000 block coder [J]. JOURNAL OF ELECTRONIC IMAGING, 2004, 13 (04) : 897 - 906
- [2] VLSI Architecture for MQ coder in JPEG2000 [J]. 2012 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS & ELECTRONICS (PRIMEASIA), 2012, : 106 - 110
- [3] An Efficient, High Speed Architecture for JPEG2000 MQ-Coder [J]. 2014 FIRST INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS CONFERENCE (IPAS), 2014,
- [4] Efficient memory architecture for JPEG2000 entropy codec [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 2881 - 2884
- [5] A NOVEL TRACE-PIPELINED BINARY ARITHMETIC CODER ARCHITECTURE FOR JPEG2000 [J]. SIPS: 2009 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2009, : 243 - 248
- [6] A novel architecture of arithmetic coder in JPEG2000 based on parallel symbol encoding [J]. INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 303 - 308
- [7] Efficient rate control for JPEG2000 coder and decoder [J]. DCC 2006: DATA COMPRESSION CONFERENCE, PROCEEDINGS, 2006, : 282 - +
- [8] A high-performance architecture of arithmetic coder in JPEG2000 [J]. 2004 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXP (ICME), VOLS 1-3, 2004, : 1431 - 1434
- [9] A New Pipelined Architecture for JPEG2000 MQ-Coder [J]. WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL II, 2012, : 832 - 838