Pass-Parallel VLSI Architecture of BPC for Embedded Block Coder in JPEG2000

被引:0
|
作者
Gavvala, Ramulu [1 ]
Chandra, S. Sharath [2 ]
Gopal, M. Madana [1 ]
Rao, S. Srinivasa [1 ]
机构
[1] ATRI, Dept ECE, Hyderabad, Andhra Pradesh, India
[2] BIET, Dept ECE, Hyderabad, Andhra Pradesh, India
关键词
EBCOT; BPC; MQ; CB; context; Decision; FPGA; IMAGE COMPRESSION; HIGH-SPEED; ENCODER; EBCOT; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
the embedded block coding with optimized truncation (EBCOT) is a key algorithm in JPEG 2000 image compression international standard. Various applications, such as medical imaging, multispectral imaging such as remotely sensed imagery, satellite imagery, mobile multimedia communication, 3G cellular telephony, client-server networking, e-commerce, digital cinema, and others, require high speed, high performance EBCOT architecture. EBCOT encoder consist Tier-1 (block coder) and Tier-2 coding. The block coder is further partitioned into bit plane coder (BPC) and matrix quantizer (MQ) coder. The input to BPC is quantized DWT coefficients, which are stored in code block (CB) memory. BPC produces a context and decision (CXD) pair for each bit in the CB memory. The MQ coder processes these pairs and produces a compressed bit stream. Finally, as per the user's requirement, Tier-2 organizes this bit stream and generates compressed data. Though efficient EBCOT architectures have been proposed, throughput is low. To solve this problem, we used concurrent context generation. Therefore, all samples encoded in a stripe-column concurrently. As a consequence, high throughput is attained. The entire design of BPC encoder is tested on Virtex-5 XC5VLX50-1ff676 Xilinx Field Programmable Gate Array (FPGA) platform using Verilog-HDL. This BPC architecture design can operate at 91.152MHz speed.
引用
收藏
页码:111 / 117
页数:7
相关论文
共 50 条
  • [21] Efficient pass-pipelined VLSI architecture for context modeling of JPEG2000
    Mathiang, Khomkris
    Chitsobhuk, Orachat
    2007 ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS, 2007, : 63 - 66
  • [22] Embedded block coding in JPEG2000
    Taubman, D
    Ordentlich, E
    Weinberger, M
    Seroussi, G
    Ueno, I
    Ono, F
    2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL II, PROCEEDINGS, 2000, : 33 - 36
  • [23] Embedded block coding in JPEG2000
    Taubman, David
    Ordentlich, Erik
    Weinberger, Marcelo
    Seroussi, Gadiel
    HP Laboratories Technical Report, 2001, (35):
  • [24] Novel efficient architecture for JPEG2000 entropy coder
    Fatemi, O
    Asadzadeh, P
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 818 - 829
  • [25] Architecture design and VLSI implementation for JPEG2000
    Tsai, TH
    Pan, YN
    Tsai, LT
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 606 - 609
  • [26] Efficient VLSI Architecture of JPEG2000 Encoder
    Guo, Jie
    Li, Yunsong
    Liu, Kai
    Lei, Jie
    Wu, Chengke
    2013 6TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), VOLS 1-3, 2013, : 192 - 197
  • [27] A scalable embedded JPEG2000 architecture
    Zhang, CH
    Long, Y
    Kurdahi, F
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2005, 3553 : 334 - 343
  • [28] A VLSI architecture of EBCOT encoder for JPEG2000
    Liu, LB
    Li, DJ
    Zhang, L
    Wang, ZH
    Chen, HY
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 882 - 885
  • [29] Area efficient, High Speed VLSI Design for BPC coder in JPEG 2000
    Ghodhbani, Refka
    Saidani, Taoufik
    Horrigue, Layla
    Atri, Mohamed
    2014 FIRST INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS CONFERENCE (IPAS), 2014,
  • [30] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
    Liu Kai Wu Chengke Li Yunsong National Key Lab of Integrated Service Networks Xidian University Xian China School of Computer Xidian University Xian China
    Journal of Electronics, 2006, (01) : 89 - 93