共 50 条
- [21] Efficient pass-pipelined VLSI architecture for context modeling of JPEG2000 2007 ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS, 2007, : 63 - 66
- [22] Embedded block coding in JPEG2000 2000 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOL II, PROCEEDINGS, 2000, : 33 - 36
- [24] Novel efficient architecture for JPEG2000 entropy coder VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 818 - 829
- [25] Architecture design and VLSI implementation for JPEG2000 PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 606 - 609
- [26] Efficient VLSI Architecture of JPEG2000 Encoder 2013 6TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), VOLS 1-3, 2013, : 192 - 197
- [27] A scalable embedded JPEG2000 architecture EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, 2005, 3553 : 334 - 343
- [28] A VLSI architecture of EBCOT encoder for JPEG2000 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 882 - 885
- [29] Area efficient, High Speed VLSI Design for BPC coder in JPEG 2000 2014 FIRST INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS CONFERENCE (IPAS), 2014,