共 50 条
- [32] A high-performance architecture of arithmetic coder in JPEG2000 2004 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXP (ICME), VOLS 1-3, 2004, : 1431 - 1434
- [33] A New Pipelined Architecture for JPEG2000 MQ-Coder WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL II, 2012, : 832 - 838
- [34] An Efficient, High Speed Architecture for JPEG2000 MQ-Coder 2014 FIRST INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS CONFERENCE (IPAS), 2014,
- [35] A DUAL SYMBOL ARITHMETIC CODER ARCHITECTURE WITH REDUCED MEMORY FOR JPEG2000 2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 513 - 516
- [36] Analysis of multiple parallel block coding in JPEG2000 2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 2425 - 2428
- [37] Design and verification of a JPEG2000 VLSI architecture of bit plane coder using 2-branch coding path Gaojishu Tongxin/Chinese High Technology Letters, 2012, 22 (01): : 106 - 111
- [38] Bit-plane and pass dual parallel architecture for coefficient bit modeling in JPEG2000 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 85 - 88
- [39] Improved throughput arithmetic coder for JPEG2000 ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2817 - 2820
- [40] A novel parallel Tier-1 coder for JPEG2000 using GPUs Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, SASP 2011, 2011, : 129 - 136