Pass-Parallel VLSI Architecture of BPC for Embedded Block Coder in JPEG2000

被引:0
|
作者
Gavvala, Ramulu [1 ]
Chandra, S. Sharath [2 ]
Gopal, M. Madana [1 ]
Rao, S. Srinivasa [1 ]
机构
[1] ATRI, Dept ECE, Hyderabad, Andhra Pradesh, India
[2] BIET, Dept ECE, Hyderabad, Andhra Pradesh, India
关键词
EBCOT; BPC; MQ; CB; context; Decision; FPGA; IMAGE COMPRESSION; HIGH-SPEED; ENCODER; EBCOT; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
the embedded block coding with optimized truncation (EBCOT) is a key algorithm in JPEG 2000 image compression international standard. Various applications, such as medical imaging, multispectral imaging such as remotely sensed imagery, satellite imagery, mobile multimedia communication, 3G cellular telephony, client-server networking, e-commerce, digital cinema, and others, require high speed, high performance EBCOT architecture. EBCOT encoder consist Tier-1 (block coder) and Tier-2 coding. The block coder is further partitioned into bit plane coder (BPC) and matrix quantizer (MQ) coder. The input to BPC is quantized DWT coefficients, which are stored in code block (CB) memory. BPC produces a context and decision (CXD) pair for each bit in the CB memory. The MQ coder processes these pairs and produces a compressed bit stream. Finally, as per the user's requirement, Tier-2 organizes this bit stream and generates compressed data. Though efficient EBCOT architectures have been proposed, throughput is low. To solve this problem, we used concurrent context generation. Therefore, all samples encoded in a stripe-column concurrently. As a consequence, high throughput is attained. The entire design of BPC encoder is tested on Virtex-5 XC5VLX50-1ff676 Xilinx Field Programmable Gate Array (FPGA) platform using Verilog-HDL. This BPC architecture design can operate at 91.152MHz speed.
引用
收藏
页码:111 / 117
页数:7
相关论文
共 50 条
  • [31] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
    Liu Kai Wu Chengke Li Yunsong (National Key Lab of Integrated Service Networks
    Journal of Electronics(China), 2006, (01) : 89 - 93
  • [32] A high-performance architecture of arithmetic coder in JPEG2000
    Pastuszak, G
    2004 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXP (ICME), VOLS 1-3, 2004, : 1431 - 1434
  • [33] A New Pipelined Architecture for JPEG2000 MQ-Coder
    Ahmadvand, M.
    Ezhdehakosh, A.
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2012, VOL II, 2012, : 832 - 838
  • [34] An Efficient, High Speed Architecture for JPEG2000 MQ-Coder
    Horrigue, Layla
    Saidani, Taoufik
    Ghodhbani, Refka
    Atri, Mohamed
    2014 FIRST INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS CONFERENCE (IPAS), 2014,
  • [35] A DUAL SYMBOL ARITHMETIC CODER ARCHITECTURE WITH REDUCED MEMORY FOR JPEG2000
    Liu, Kai
    Li, YunSong
    2010 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, 2010, : 513 - 516
  • [36] Analysis of multiple parallel block coding in JPEG2000
    Dyer, Michael
    Nooshabadi, Saeid
    Taubman, David
    2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 2425 - 2428
  • [37] Design and verification of a JPEG2000 VLSI architecture of bit plane coder using 2-branch coding path
    Liu, Wensong
    Zhu, En
    Wang, Jian
    Sun, Lei
    Lin, Ye
    Gaojishu Tongxin/Chinese High Technology Letters, 2012, 22 (01): : 106 - 111
  • [38] Bit-plane and pass dual parallel architecture for coefficient bit modeling in JPEG2000
    Xu, C
    Han, YJ
    Zhang, YZ
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 85 - 88
  • [39] Improved throughput arithmetic coder for JPEG2000
    Dyer, M
    Taubman, D
    Nooshabadi, S
    ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2817 - 2820
  • [40] A novel parallel Tier-1 coder for JPEG2000 using GPUs
    Le, Roto
    Bahar, Iris R.
    Mundy, Joseph L.
    Proceedings of the 2011 IEEE 9th Symposium on Application Specific Processors, SASP 2011, 2011, : 129 - 136