High efficiency EBCOT with parallel coding architecture for JPEG2000

被引：6

作者：

Chiang, Jen-Shiun ^{[1
]}

Chang, Chun-Hau ^{[1
]}

Hsieh, Chang-Yo ^{[1
]}

Hsia, Chih-Hsien ^{[1
]}

机构：

[1] Tamkang Univ, Coll Engn, Dept Elect Engn, Tamsui 25137, Taipei, Taiwan

来源：

EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING | 2006年 / 2006卷 / 1期

关键词：

Information Technology; Computation Time; High Throughput; Quantum Information; Block Code;

D O I：

10.1155/ASP/2006/42568

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work presents a parallel context-modeling coding architecture and a matching arithmetic coder (MQ-coder) for the embedded block coding (EBCOT) unit of the JPEG2000 encoder. Tier-1 of the EBCOT consumes most of the computation time in a JPEG2000 encoding system. The proposed parallel architecture can increase the throughput rate of the context modeling. To match the high throughput rate of the parallel context-modeling architecture, an efficient pipelined architecture for context-based adaptive arithmetic encoder is proposed. This encoder of JPEG2000 can work at 180 MHz to encode one symbol each cycle. Compared with the previous context-modeling architectures, our parallel architectures can improve the throughput rate up to 25%.

引用

页数：14

共 50 条

[1] High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000
Jen-Shiun Chiang
Chun-Hau Chang
Chang-Yo Hsieh
Chih-Hsien Hsia
[J]. EURASIP Journal on Advances in Signal Processing, 2006
[2] High efficiency EBCOT with parallel coding architecture for JPEG2000
Chiang, Jen-Shiun
Chang, Chun-Hau
Hsieh, Chang-Yo
Hsia, Chih-Hsien
[J]. Eurasip Journal on Applied Signal Processing, 2006, 2006
[3] Parallel high-speed architecture for EBCOT in JPEG2000
Li, YJ
Aly, RE
Bayoumi, MA
Mashali, SA
[J]. 2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 481 - 484
[4] Analysis and high performance parallel architecture design for EBCOT in JPEG2000
Zhang, YZ
Xu, C
[J]. 2005 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), VOLS 1-5, 2005, : 2805 - 2808
[5] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
Liu Kai Wu Chengke Li Yunsong (National Key Lab of Integrated Service Networks
[J]. Journal of Electronics(China), 2006, (01) : 89 - 93
[6] A HIGH-PERFORMANCE VLSI ARCHITECTURE OF EBCOT BLOCK CODING IN JPEG2000
Liu Kai Wu Chengke Li Yunsong National Key Lab of Integrated Service Networks Xidian University Xian China School of Computer Xidian University Xian China
[J]. JournalofElectronics, 2006, (01) : 89 - 93
[7] A fast JPEG2000 ebcot tier-1 architecture that preserves coding efficiency
Varma, K.
Bell, A. E.
Damecharla, H. B.
Carletta, J. E.
[J]. 2006 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, ICIP 2006, PROCEEDINGS, 2006, : 3297 - +
[8] Efficient pass-parallel architecture for EBCOT in JPEG2000
Chiang, JS
Lin, YS
Hsieh, CY
[J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 773 - 776
[9] High throughput rate EBCOT architecture for JPEG2000
Chiang, JS
Chang, CH
Lin, YS
Hsieh, CY
[J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 610 - 613
[10] EBCOT coprocessing architecture for JPEG2000
Zhang, HK
Fritts, J
[J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2004, PTS 1 AND 2, 2004, 5308 : 1333 - 1340

← 1 2 3 4 5 →