Analysis and high performance parallel architecture design for EBCOT in JPEG2000

被引：0
|
作者：
Zhang, YZ [1 ]
Xu, C [1 ]
机构：
[1] Peking Univ, Natl Lab Machine Percept, Beijing 100871, Peoples R China
来源：
2005 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), VOLS 1-5 | 2005年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
This paper presents analysis and design of bitplane parallel architecture for Embedded Block Coding with Optimization Truncation (EBCOT) Tier-1 in JPEG2000. By detailed analysis of bitplane parallel context modeling, we discover the reason that causes the degradation of the parallel entropy coding performance. Two improved methods, referred to as Data-Pairs Ordering (DPO) and Flexible MQ (FMQ) coder are proposed. The coding speed can be improved greatly by using the improved bitplane parallel coding methods. Compared with the conventional bitplane parallel architecture, our architecture can decrease about 24% of the computation time.
引用
收藏
页码：2805 / 2808
页数：4
相关论文
共 50 条
  • [1] Performance analysis and architecture design for parallel EBCOT encoder of JPEG2000
    Zhang, Yi-Zhen
    Xu, Chao
    Wang, Wen-Tao
    Chen, Liang-Bin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2007, 17 (10) : 1336 - 1347
  • [2] A high-performance parallel mode EBCOT encoder architecture design for JPEG2000
    Long, Y
    Zhang, CH
    Kurdahi, F
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 213 - 216
  • [3] High efficiency EBCOT with parallel coding architecture for JPEG2000
    Chiang, Jen-Shiun
    Chang, Chun-Hau
    Hsieh, Chang-Yo
    Hsia, Chih-Hsien
    [J]. EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2006, 2006 (1)
  • [4] High Efficiency EBCOT with Parallel Coding Architecture for JPEG2000
    Jen-Shiun Chiang
    Chun-Hau Chang
    Chang-Yo Hsieh
    Chih-Hsien Hsia
    [J]. EURASIP Journal on Advances in Signal Processing, 2006
  • [5] Parallel high-speed architecture for EBCOT in JPEG2000
    Li, YJ
    Aly, RE
    Bayoumi, MA
    Mashali, SA
    [J]. 2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PROCEEDINGS: SPEECH II; INDUSTRY TECHNOLOGY TRACKS; DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS; NEURAL NETWORKS FOR SIGNAL PROCESSING, 2003, : 481 - 484
  • [6] High throughput rate EBCOT architecture for JPEG2000
    Chiang, JS
    Chang, CH
    Lin, YS
    Hsieh, CY
    [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 610 - 613
  • [7] Efficient pass-parallel architecture for EBCOT in JPEG2000
    Chiang, JS
    Lin, YS
    Hsieh, CY
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 773 - 776
  • [8] Three-level parallel high speed architecture for EBCOT in JPEG2000
    Li, YJ
    Bayoumi, M
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 5 - 8
  • [9] EBCOT coprocessing architecture for JPEG2000
    Zhang, HK
    Fritts, J
    [J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2004, PTS 1 AND 2, 2004, 5308 : 1333 - 1340
  • [10] JPEG2000 encoder architecture design with fast EBCOT algorithm
    Tsai, TH
    Tsai, AT
    [J]. 2005 IEEE VLSI-TSA INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION & TEST (VLSI-TSA-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 279 - 282
12345